This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin…
☆93Oct 14, 2020Updated 5 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Apr 19, 2018Updated 7 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆113Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆197Oct 9, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Design and implementation of a complete ARM based CPU.☆16Apr 19, 2018Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- RISC OS Filecore Tools for Linux☆12Feb 22, 2024Updated 2 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- OTF/SFD versions of the RISC OS core fonts.☆15May 24, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Image viewer/editor for RISC OS & desktop application library☆13Sep 3, 2024Updated last year
- Mirror of git://git.zerfleddert.de/usb-driver☆20Aug 9, 2013Updated 12 years ago
- Python modules and tools for manipulating file formats used by Acorn 8-bit computers and emulators.☆12Jul 5, 2022Updated 3 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆83Oct 11, 2019Updated 6 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- ☆19Feb 11, 2026Updated last month
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Nspark dearchiver for RISC OS archives☆17Jan 29, 2024Updated 2 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- An open-source, cross-platform application for Acorn ADFS and DFS disc image manipulation☆14Apr 10, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- !UCDebug, ARM debugger for RISC OS☆13Dec 23, 2021Updated 4 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago