risclite / ARM9-compatible-soft-CPU-coreLinks
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin…
☆84Updated 4 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below
Sorting:
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆184Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- turbo 8051☆29Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Implemetation of pipelined ARM7TDMI processor in Verilog☆89Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- UART 16550 core☆37Updated 10 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- 8051 core☆107Updated 10 years ago
- I2C controller core☆43Updated 2 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- FPGA implementation of the 8051 Microcontroller (Verilog)☆48Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago