risclite / ARM9-compatible-soft-CPU-core
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin…
☆77Updated 4 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core:
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- turbo 8051☆28Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- UART 16550 core☆32Updated 10 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- I2C controller core☆35Updated 2 years ago
- Yet Another RISC-V Implementation☆86Updated 3 months ago
- Basic RISC-V Test SoC☆108Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- ☆31Updated last year
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- OpenXuantie - OpenE906 Core☆137Updated 6 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Updated last month
- Small (Q)SPI flash memory programmer in Verilog☆57Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- Verilog implementation of a RISC-V core☆107Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆63Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- ☆50Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆166Updated 5 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆85Updated 6 years ago
- OpenXuantie - OpenE902 Core☆137Updated 6 months ago
- The OpenRISC 1000 architectural simulator☆72Updated 4 months ago