risclite / ARM9-compatible-soft-CPU-coreLinks
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin …
☆91Updated 5 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Updated 7 years ago
- 8051 core☆112Updated 11 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 9 months ago
- turbo 8051☆29Updated 8 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Verilog implementation of a RISC-V core☆134Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- UART 16550 core☆38Updated 11 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- OpenXuantie - OpenE906 Core☆152Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- I2C controller core☆48Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Verilog SPI master and slave☆62Updated 10 years ago