This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin…
☆94Oct 14, 2020Updated 5 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implemetation of pipelined ARM7TDMI processor in Verilog☆98Apr 19, 2018Updated 8 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆115Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆29Mar 21, 2022Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆203Oct 9, 2019Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- RISC OS Filecore Tools for Linux☆12Apr 10, 2026Updated 3 months ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Python modules and tools for manipulating file formats used by Acorn 8-bit computers and emulators.☆12Jul 5, 2022Updated 4 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 12 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- View Acorn/RISC OS Draw, Vector or Poster files on any Linux or Unix system☆10May 10, 2025Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆86Oct 11, 2019Updated 6 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Nspark dearchiver for RISC OS archives☆18Jun 28, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- An open-source, cross-platform application for Acorn ADFS and DFS disc image manipulation☆14Apr 10, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- AHB DMA 32 / 64 bits☆62Jul 17, 2014Updated 12 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 3 months ago
- ☆14Oct 19, 2019Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- OTF/SFD versions of the RISC OS core fonts.☆15May 24, 2022Updated 4 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Git conversion of UCB CSRG's BSD SCCS files: BSD Unix source code history☆20Dec 3, 2019Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago