risclite / ARM9-compatible-soft-CPU-coreLinks
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lin…
☆89Updated 4 years ago
Alternatives and similar repositories for ARM9-compatible-soft-CPU-core
Users that are interested in ARM9-compatible-soft-CPU-core are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- Another tiny RISC-V implementation☆58Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- UART 16550 core☆37Updated 11 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- 8051 core☆106Updated 11 years ago
- turbo 8051☆29Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- The OpenRISC 1000 architectural simulator☆76Updated 3 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago