Must-have verilog systemverilog modules
☆37May 1, 2022Updated 3 years ago
Alternatives and similar repositories for basic_systemverilog
Users that are interested in basic_systemverilog are comparing it to the libraries listed below
Sorting:
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 2 months ago
- NUT2NT+ hardware and gateware sources☆26Apr 27, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- image processing based FPGA☆117Sep 2, 2021Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated 2 months ago
- Simple UART transmitter and receiver☆30Jun 11, 2019Updated 6 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- FPGA和USB3.0桥片实现USB3.0通信☆86Nov 26, 2021Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- 新一代北斗卫星导航信号监测接收机仿真代码☆14May 17, 2016Updated 9 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- Source code for Zynq OLED controller☆15Oct 11, 2020Updated 5 years ago
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆193Jul 23, 2018Updated 7 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- things about Verilog hardware description language☆17Sep 18, 2018Updated 7 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- ROS/ROS2 driver for SwiftNav Duro Inertial GPS / GNSS receivers☆17Nov 26, 2024Updated last year
- AXI4 and AXI4-Lite interface definitions☆102Sep 20, 2020Updated 5 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆31Nov 30, 2022Updated 3 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago