suisuisi / basic_systemverilog
Must-have verilog systemverilog modules
☆23Updated 2 years ago
Related projects: ⓘ
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆72Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- ☆32Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- ☆28Updated 4 years ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆34Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆49Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆28Updated 4 years ago
- ☆43Updated 2 years ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago
- All digital PLL☆24Updated 6 years ago
- ☆31Updated 2 years ago
- SDRAM controller with AXI4 interface☆75Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆28Updated 5 years ago
- verilog☆21Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- Verilog SPI master and slave☆45Updated 8 years ago