freecores / 8051Links
8051 core
☆106Updated 11 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below
Sorting:
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- turbo 8051☆29Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆64Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- OpenXuantie - OpenE902 Core☆153Updated last year
- I2C controller core☆47Updated 2 years ago