freecores / 8051
8051 core
☆104Updated 10 years ago
Alternatives and similar repositories for 8051:
Users that are interested in 8051 are comparing it to the libraries listed below
- turbo 8051☆29Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆179Updated 5 years ago
- USB 2.0 Device IP Core☆66Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- Verilog implementation of a RISC-V core☆115Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- LicheeTang FPGA Examples☆121Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- ☆14Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆105Updated 2 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Verilog UART☆163Updated 11 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- I2C controller core☆39Updated 2 years ago