gewuek / flower_classification_vai_tf_numpy_array
The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to deploy the model into Xilinx FPGA(ZCU102 board). To make it easier to deploy with Vitis AI. I just use numpy array as input data and OpenCV function to open images. And there is backup for DNNDK3.1 tag
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for flower_classification_vai_tf_numpy_array
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆42Updated 4 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- ☆43Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆49Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- 中文：☆93Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago