Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board
☆18Apr 4, 2024Updated last year
Alternatives and similar repositories for innova2_experiments
Users that are interested in innova2_experiments are comparing it to the libraries listed below
Sorting:
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆76May 19, 2025Updated 9 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Mar 7, 2024Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 19, 2026Updated last week
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 10 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 7 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- a simple FPGA xdma demo based Memblaze☆21May 29, 2023Updated 2 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- Alibaba Cloud AS02MC04 hack☆39Jan 7, 2025Updated last year
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆27Feb 7, 2023Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- Support of verilog language at IntelliJ products☆27Mar 15, 2019Updated 6 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated last week