Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board
☆18Apr 4, 2024Updated 2 years ago
Alternatives and similar repositories for innova2_experiments
Users that are interested in innova2_experiments are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆92Jul 23, 2026Updated 3 months ago
- Innova2 XCKU15P XDMA PCIe Demonstration Starter Project☆14Feb 18, 2024Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 7 years ago
- Xlinix Kintex 7 based PCIE development board☆46Sep 24, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆16Jan 3, 2022Updated 4 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 9 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Pluggable SFP Module Breakout☆20Jul 22, 2026Updated 3 months ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 2 weeks ago
- Various Notes and Tutorials☆37Sep 9, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- Setup and Usage Notes for the Zynq XCZU19EG FPGA on the Alveo U25☆14Jul 24, 2026Updated 3 months ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- ☆12Mar 24, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- FPU Generator☆21Updated this week
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Logistic regression FPGA core☆19Apr 7, 2021Updated 5 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- ☆14Updated this week
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- Support of verilog language at IntelliJ products☆28Mar 15, 2019Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago