julbouln / riscvsocView external linksLinks
Mini RISC-V SOC
☆12Nov 13, 2015Updated 10 years ago
Alternatives and similar repositories for riscvsoc
Users that are interested in riscvsoc are comparing it to the libraries listed below
Sorting:
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 2 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- TOPPERSユーザーズフォーラム：ユーザのためのQ&Aおよび情報交換の場☆12Jun 16, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Comprehensive Pytest Cheatsheet☆14Mar 12, 2024Updated last year
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Jul 9, 2025Updated 7 months ago
- Python distributed lock with mongodb backend☆13Jun 11, 2023Updated 2 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆49Dec 18, 2025Updated last month
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- I2S Digital Audio Components☆12May 27, 2014Updated 11 years ago
- A python library for ngspice☆14Jun 21, 2022Updated 3 years ago
- Experimenting with Railway oriented programming and Python☆13Mar 14, 2022Updated 3 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- collaborative monaco editor☆12Sep 4, 2021Updated 4 years ago
- A parallel multi-core system emulator based on QEMU☆19Jun 26, 2012Updated 13 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Vite on steroids 💪☆12Feb 4, 2026Updated last week
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 2 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 3 years ago
- Distributed async locks on Python☆15Jul 6, 2024Updated last year
- ☆11Jul 15, 2021Updated 4 years ago
- Andes DSP Library☆18Dec 15, 2025Updated 2 months ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 2 years ago
- EasyDrcom在OpenWRT上的移植版本☆10May 15, 2017Updated 8 years ago