Mini RISC-V SOC
☆13Nov 13, 2015Updated 10 years ago
Alternatives and similar repositories for riscvsoc
Users that are interested in riscvsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generated html for the lowRISC site. PRs should go to the source repo https://github.com/lowrisc/lowrisc-site☆13Jun 25, 2024Updated 2 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- ☆18Nov 4, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- A REST API service for development and testing☆13Sep 24, 2022Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Fast, feature-rich, RISC-V RVA22/RVA23 SoC emulator; runs Ubuntu etc. and more☆15Oct 20, 2026Updated last week
- Verilog implementation of a RISC-V core☆155Oct 11, 2018Updated 8 years ago
- 进程内优雅地拦截SPI/LSP模块。 Manage SPI/LSP in a graceful way within private process.☆11Dec 28, 2017Updated 8 years ago
- ☆15Sep 20, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Input here, publish anywhere☆18Aug 31, 2026Updated last month
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 3 months ago
- ☆10Jun 16, 2021Updated 5 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆13May 26, 2020Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- A parallel multi-core system emulator based on QEMU☆18Jun 26, 2012Updated 14 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated 3 months ago
- 这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。☆32May 21, 2024Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Nov 8, 2013Updated 12 years ago
- Move Spotify playlists to YouTube Music☆18Apr 6, 2022Updated 4 years ago
- This repo contain images,radicals,meaning radical and Pinyin for more than 6000 Chinese character. The image set inculde both traditional…☆10May 10, 2019Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- A compiler from a subset of Rust to Brainfuck☆16Oct 2, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BeBoPr++ BeagleBone Cape Documentation☆11Sep 9, 2019Updated 7 years ago
- SDL-based Nascom 2 emulator☆12Mar 24, 2024Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Attempt to use WFP for proxy interception☆11Jan 13, 2019Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- [2007] Windows tool, offers the ability to dynamically and transparently modify incoming and outgoing network traffic, as well as to redi…☆12Nov 27, 2017Updated 8 years ago
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago