xkw168 / Digital-recognitionView external linksLinks
digital recognition base on FPGA
☆12Nov 10, 2019Updated 6 years ago
Alternatives and similar repositories for Digital-recognition
Users that are interested in Digital-recognition are comparing it to the libraries listed below
Sorting:
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆16May 10, 2020Updated 5 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Oct 20, 2022Updated 3 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- 基于FPGA的PWM电机控制☆23Jun 17, 2020Updated 5 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- True Random Number Generator core implemented in Verilog.☆79Oct 8, 2020Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Feb 17, 2019Updated 6 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- Codes for Complex-Valued Spectrum Estimation Network and Applications in Super-Resolution HRRPs Analysis with Wideband Radars☆11Dec 10, 2021Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 基于Matlab的卷积神经网络手写体识别☆12Jan 30, 2026Updated 2 weeks ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- a simple Gobang using C#, the only thing matters is the score table, no AI used☆12Mar 1, 2012Updated 13 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 4 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago