xkw168 / Digital-recognitionLinks
digital recognition base on FPGA
☆14Updated 5 years ago
Alternatives and similar repositories for Digital-recognition
Users that are interested in Digital-recognition are comparing it to the libraries listed below
Sorting:
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ☆36Updated 9 years ago
- Integration of SIFT and LES Algorithms☆12Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- ☆25Updated 4 years ago
- ☆20Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆10Updated 4 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- APB to I2C☆41Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- ☆20Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago