xkw168 / Digital-recognitionLinks
digital recognition base on FPGA
☆12Updated 6 years ago
Alternatives and similar repositories for Digital-recognition
Users that are interested in Digital-recognition are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆40Updated 8 years ago
- ☆38Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- AXI Interconnect☆56Updated 4 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Implementation of the PCIe physical layer☆60Updated 7 months ago
- ☆11Updated 5 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆51Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- verilog☆21Updated 2 years ago
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆74Updated 10 years ago
- ☆27Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆28Updated 7 months ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Updated 2 years ago
- APB to I2C☆43Updated 11 years ago
- ahb scram controller, design and verification☆28Updated 7 years ago
- ☆70Updated 3 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- ☆75Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆100Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- DDR3 function verification environment in UVM☆26Updated 7 years ago
- Generic AXI to AHB bridge☆18Updated 11 years ago