🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆114May 3, 2026Updated 3 months ago
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆80Jul 31, 2026Updated 2 weeks ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Veryl: A Modern Hardware Description Language☆1,015Updated this week
- ☆30Aug 5, 2026Updated last week
- design and verification of asynchronous circuits☆51Updated this week
- ☆15Dec 9, 2025Updated 8 months ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Nov 3, 2025Updated 9 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆37Aug 6, 2026Updated last week
- A Hardware Description Language based on the Rust Programming Language☆324Apr 21, 2026Updated 3 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 9 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- Nix flake for more up-to-date versions of EDA tools☆33Updated this week
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- High level synthesis language for hardware design☆103Jun 10, 2026Updated 2 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- Modern GTKWave alternative☆50May 30, 2026Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆40Jan 16, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- ☆28Dec 4, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source RTL logic simulator with CUDA acceleration☆291Sep 30, 2025Updated 10 months ago
- ☆22Sep 26, 2025Updated 10 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated 3 weeks ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year