ethanuppal / marlin
🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆42Updated last month
Alternatives and similar repositories for marlin:
Users that are interested in marlin are comparing it to the libraries listed below
- Verilator Porcelain☆47Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆60Updated 2 weeks ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- Logic circuit analysis and optimization☆37Updated 6 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 4 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆79Updated last week
- Verylup: the Veryl toolchain installer☆11Updated this week
- The LLHD reference simulator.☆37Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆256Updated last year
- End-to-end synthesis and P&R toolchain☆82Updated last month
- Verik toolchain☆43Updated 2 years ago
- ☆13Updated 2 weeks ago
- A simple digital waveform viewer with vi-like key bindings.☆139Updated 2 months ago
- RISCV Core written in Calyx☆16Updated 8 months ago
- A Hardware Description Language based on the Rust Programming Language☆204Updated this week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆24Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- An HDL embedded in Rust.☆198Updated last year
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- ☆17Updated last month
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Verilog generation tool written in Rust☆58Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆14Updated last week
- Nix template for the chisel-based industrial designing flows.☆42Updated 2 weeks ago
- Verilog AST☆21Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 7 months ago
- A command-line tool for displaying vcd waveforms.☆55Updated last year
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year