🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆101Apr 28, 2026Updated last week
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Apr 26, 2026Updated last week
- ☆25Dec 4, 2025Updated 5 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Apr 13, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Block diagrams in ASCII☆18Oct 17, 2025Updated 6 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Updated this week
- ☆30Oct 16, 2022Updated 3 years ago
- ☆18Jul 12, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆925Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Modern GTKWave alternative☆43Mar 18, 2026Updated last month
- Fearless hardware design☆201Aug 20, 2025Updated 8 months ago
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- ☆21Apr 15, 2026Updated 3 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- LL(k) and LALR(1) parser generator for Rust and C#☆234Updated this week
- An open-source Simulation Trace Format specification☆16Nov 12, 2025Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆62Updated this week
- ☆19Jan 2, 2026Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- ☆31Apr 16, 2026Updated 3 weeks ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆27Mar 5, 2026Updated 2 months ago
- A Hardware Description Language based on the Rust Programming Language☆299Apr 21, 2026Updated 2 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29Nov 10, 2025Updated 5 months ago
- Basic Common Modules☆48Updated this week
- design and verification of asynchronous circuits☆50Apr 26, 2026Updated last week
- ☆29Mar 31, 2025Updated last year
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆23Aug 19, 2022Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 29, 2026Updated last week