ethanuppal / marlinView external linksLinks
🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆86Feb 5, 2026Updated last week
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below
Sorting:
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Updated this week
- Modern GTKWave alternative☆30Updated this week
- ☆24Dec 4, 2025Updated 2 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆48Jan 5, 2026Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆43Feb 5, 2026Updated last week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- End-to-end synthesis and P&R toolchain☆94Dec 2, 2025Updated 2 months ago
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated 3 weeks ago
- Veryl: A Modern Hardware Description Language☆882Updated this week
- ☆27Mar 31, 2025Updated 10 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A Hardware Description Language based on the Rust Programming Language☆282Feb 6, 2026Updated last week
- ☆21Feb 5, 2026Updated last week
- ☆18Jan 2, 2026Updated last month
- Fearless hardware design☆194Aug 20, 2025Updated 5 months ago
- LL(k) and LALR(1) parser generator for Rust☆234Feb 6, 2026Updated last week
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆123Feb 4, 2026Updated last week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆468Jan 18, 2026Updated 3 weeks ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆30Oct 19, 2025Updated 3 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Self-contained RTL to GDS flow for simple chip designs☆49Jan 27, 2026Updated 2 weeks ago
- ☆16Jan 25, 2026Updated 2 weeks ago
- Oppinionated Rust Terminal Canvas Rendering Engine☆17Oct 23, 2025Updated 3 months ago
- ☆13Dec 7, 2025Updated 2 months ago