🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆109May 3, 2026Updated 2 months ago
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator Porcelain☆50Nov 7, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆27Dec 4, 2025Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆136Jun 15, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Block diagrams in ASCII☆18Oct 17, 2025Updated 8 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆55Jun 4, 2026Updated last month
- ☆30Oct 16, 2022Updated 3 years ago
- ☆18Jul 12, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆965Updated this week
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A new Hardware Design Language that keeps you in the driver's seat☆126Jun 29, 2026Updated last week
- Modern GTKWave alternative☆47May 30, 2026Updated last month
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- Fearless hardware design☆206Aug 20, 2025Updated 10 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 3 months ago
- ☆21Jun 26, 2026Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆60Oct 27, 2024Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last month
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆69Updated this week
- ☆20Jan 2, 2026Updated 6 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- ☆31Apr 16, 2026Updated 2 months ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆28Jun 17, 2026Updated 2 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆317Apr 21, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Updated this week
- Basic Common Modules☆48Jun 24, 2026Updated last week
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- design and verification of asynchronous circuits☆51Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆74Updated this week