🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆119Aug 25, 2026Updated last week
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆85Aug 24, 2026Updated last week
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated last week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Veryl: A Modern Hardware Description Language☆1,028Updated this week
- ☆34Aug 5, 2026Updated last month
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated 2 weeks ago
- ☆15Dec 9, 2025Updated 8 months ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Nov 3, 2025Updated 10 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- A Hardware Description Language based on the Rust Programming Language☆327Apr 21, 2026Updated 4 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆23Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆62Oct 27, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 10 months ago
- RTLMeter benchmark suite☆32Aug 28, 2026Updated last week
- Nix flake for more up-to-date versions of EDA tools☆34Aug 27, 2026Updated last week
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- High level synthesis language for hardware design☆106Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆77Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- Modern GTKWave alternative☆52May 30, 2026Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- ☆28Dec 4, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source RTL logic simulator with CUDA acceleration☆296Sep 30, 2025Updated 11 months ago
- ☆22Sep 26, 2025Updated 11 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- MLIR-in as a compiler stack for ucb-bar☆19Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated last month
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 3 weeks ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year