🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆91Feb 27, 2026Updated last week
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below
Sorting:
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- ☆19Jul 12, 2024Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- Modern GTKWave alternative☆36Feb 8, 2026Updated 3 weeks ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Feb 24, 2026Updated last week
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated 2 weeks ago
- design and verification of asynchronous circuits☆43Feb 27, 2026Updated last week
- Veryl: A Modern Hardware Description Language☆893Updated this week
- ☆28Mar 31, 2025Updated 11 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A Hardware Description Language based on the Rust Programming Language☆288Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- ☆21Feb 20, 2026Updated 2 weeks ago
- ☆19Jan 2, 2026Updated 2 months ago
- Fearless hardware design☆198Aug 20, 2025Updated 6 months ago
- LL(k) and LALR(1) parser generator for Rust☆233Feb 26, 2026Updated last week
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆124Updated this week
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆30Oct 19, 2025Updated 4 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- ☆22Feb 25, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago