🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
☆91Mar 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for marlin
Users that are interested in marlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- ☆25Dec 4, 2025Updated 3 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Block diagrams in ASCII☆18Oct 17, 2025Updated 5 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 3 weeks ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Mar 18, 2026Updated last week
- ☆30Oct 16, 2022Updated 3 years ago
- ☆18Jul 12, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆907Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Modern GTKWave alternative☆38Mar 18, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆125Mar 19, 2026Updated last week
- Fearless hardware design☆198Aug 20, 2025Updated 7 months ago
- Fast Symbolic Repair of Hardware Design Code☆34Jan 20, 2025Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆49Mar 16, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- ☆21Mar 12, 2026Updated 2 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- LL(k) and LALR(1) parser generator for Rust and C#☆233Updated this week
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- ☆30Oct 19, 2025Updated 5 months ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆23Mar 5, 2026Updated 3 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆293Mar 18, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆29Nov 10, 2025Updated 4 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- Basic Common Modules☆46Mar 18, 2026Updated last week
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago