jameshegarty / rigel
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel:
Users that are interested in rigel are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- ☆25Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- ☆102Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆55Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Next generation CGRA generator☆111Updated last week
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆81Updated 2 months ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- A home for Genesis2 sources.☆41Updated last month
- Quickstart for Spatial language☆34Updated 4 years ago
- Xilinx Unisim Library in Verilog☆76Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆76Updated 9 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago