jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆22Updated 8 years ago
- ☆26Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- soap - Structural Optimisation of Arithmetic Programs☆23Updated 9 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆103Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- Verilog AST☆21Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- ☆40Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- ☆81Updated 5 months ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago