Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 6 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 9 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 8 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆13Mar 30, 2020Updated 6 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆30Oct 16, 2022Updated 4 years ago
- ☆11Sep 14, 2020Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- DSL for physical simulation☆91Jul 30, 2016Updated 10 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Scala staging framework☆18Jul 13, 2018Updated 8 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- Lua/Terra + Java Native Interface☆22Mar 3, 2017Updated 9 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 9 years ago