jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- ☆26Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆103Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- RISC-V port to Parallella Board☆12Updated 9 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- soap - Structural Optimisation of Arithmetic Programs☆23Updated 9 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- HLS branch of Halide☆78Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago