jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- ☆30Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆104Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last month
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- ☆11Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆150Updated 3 weeks ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- A home for Genesis2 sources.☆43Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago