Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- ☆105Jun 27, 2022Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- A domain-specific language and compiler for image processing☆77Mar 20, 2021Updated 5 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 9 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- STLC-related snippets in Agda☆16May 1, 2013Updated 12 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- Next generation CGRA generator☆119Updated this week
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- Dynamically scoped variables in Rust☆11Oct 12, 2021Updated 4 years ago
- Query, analysis, and visualization of large video collections☆10Dec 9, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- APL-like functions for use from Lua.☆18Mar 23, 2015Updated 11 years ago
- Lua/Terra + Java Native Interface☆21Mar 3, 2017Updated 9 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- A heuristic procedure for proving inequalities☆34Sep 4, 2018Updated 7 years ago