jameshegarty / rigel
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel:
Users that are interested in rigel are comparing it to the libraries listed below
- The Shang high-level synthesis framework☆119Updated 10 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- ☆25Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆85Updated 2 years ago
- ☆102Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 2 weeks ago
- Quickstart for Spatial language☆34Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- A home for Genesis2 sources.☆40Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Next generation CGRA generator☆109Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago
- A generic test bench written in Bluespec☆49Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 10 months ago