Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Another dynamically-typed, lightweight programming language☆12May 5, 2015Updated 10 years ago
- APL-like functions for use from Lua.☆18Mar 23, 2015Updated 10 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Stereo lithography file support for Rust.☆12Jul 29, 2023Updated 2 years ago
- Unofficial terralang compiler☆13Apr 21, 2023Updated 2 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated 2 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- An x86 disassembler written in Java (port of udis86)☆13Dec 10, 2014Updated 11 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- A set of tools to generate synthetic graphs embedded into a hyperbolic space and to test the greedy routing.☆28Jan 21, 2016Updated 10 years ago
- Generally applicable Terra utilities.☆15Feb 10, 2015Updated 11 years ago
- match a Lua string, comment, or expression by loose parsing in pure Lua☆19Apr 19, 2013Updated 12 years ago
- Software transactional memory system developed at Wyatt Technology☆30Sep 30, 2019Updated 6 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- TorcDB: A Low-Latency Graph Database on RAMCloud☆19Apr 27, 2019Updated 6 years ago
- Collates markdown into one file☆17Feb 1, 2018Updated 8 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- Customizeable network front-ends for mail servers☆21Sep 28, 2018Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- Rust crate for parsing/formatting Python literals☆18Apr 7, 2021Updated 4 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- STLC-related snippets in Agda☆16May 1, 2013Updated 12 years ago
- The Déjà Vu programming language☆15Aug 12, 2014Updated 11 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago