jameshegarty / rigel
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel:
Users that are interested in rigel are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆98Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- ☆102Updated 2 years ago
- A home for Genesis2 sources.☆39Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆25Updated 2 years ago
- ☆84Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- ☆15Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆138Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- A Verilog Synthesis Regression Test☆35Updated 9 months ago
- Next generation CGRA generator☆108Updated this week
- SoCRocket - Core Repository☆34Updated 7 years ago
- Memory consistency modelling using Alloy☆28Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago