jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- The Shang high-level synthesis framework☆120Updated 11 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- ☆30Updated 3 years ago
- ☆104Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated 3 weeks ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 4 years ago