jameshegarty / rigel
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 4 years ago
Alternatives and similar repositories for rigel:
Users that are interested in rigel are comparing it to the libraries listed below
- The Shang high-level synthesis framework☆119Updated 10 years ago
- ☆102Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- A home for Genesis2 sources.☆41Updated last week
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Consistency checker for memory subsystem traces☆17Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- SoCRocket - Core Repository☆35Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆15Updated 4 years ago
- ☆25Updated 2 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago