Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆130Updated this week
- Another dynamically-typed, lightweight programming language☆12May 5, 2015Updated 11 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Scala staging framework☆18Jul 13, 2018Updated 8 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated 3 weeks ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Query, analysis, and visualization of large video collections☆10Dec 9, 2022Updated 3 years ago
- Lua/Terra + Java Native Interface☆21Mar 3, 2017Updated 9 years ago
- Dynamically scoped variables in Rust☆11Oct 12, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆86Mar 5, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- A heuristic procedure for proving inequalities☆36Sep 4, 2018Updated 7 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated 3 weeks ago