Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆128Updated this week
- Another dynamically-typed, lightweight programming language☆12May 5, 2015Updated 11 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Scala staging framework☆18Jul 13, 2018Updated 8 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A heuristic procedure for proving inequalities☆36Sep 4, 2018Updated 7 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Jul 1, 2021Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated last week
- zynqmp-zcu102 hacks☆20Sep 15, 2017Updated 8 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago