jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- The Shang high-level synthesis framework☆120Updated 11 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- ☆26Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- ☆103Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- Connectal is a framework for software-driven hardware development.☆173Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- ☆24Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆284Updated last year