Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆57Sep 15, 2020Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Darkroom Core☆48Oct 7, 2017Updated 8 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Github for CS448H Winter 2017☆14Jun 26, 2018Updated 7 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 3 months ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆129Jun 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆30Oct 16, 2022Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- STLC-related snippets in Agda☆16May 1, 2013Updated 12 years ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆87Mar 5, 2024Updated 2 years ago
- Dynamically scoped variables in Rust☆11Oct 12, 2021Updated 4 years ago
- Query, analysis, and visualization of large video collections☆10Dec 9, 2022Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated last year
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago