jameshegarty / rigelLinks
Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
☆56Updated 5 years ago
Alternatives and similar repositories for rigel
Users that are interested in rigel are comparing it to the libraries listed below
Sorting:
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆30Updated 3 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆104Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 8 months ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago