efeslab / lapidary
Creating beautiful gem5 simulations
☆45Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for lapidary
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- ☆30Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆69Updated 6 months ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Memory System Microbenchmarks☆61Updated last year
- ☆18Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- SST Architectural Simulation Components and Libraries☆92Updated this week
- ☆15Updated 3 years ago
- ☆21Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- ☆84Updated 9 months ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated 2 weeks ago
- The Splash-3 benchmark suite☆42Updated last year
- ☆34Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 2 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- The OpenPiton Platform☆26Updated last year
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆13Updated 8 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- ILA Model Database☆20Updated 4 years ago