GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure
☆74Aug 12, 2026Updated 2 months ago
Alternatives and similar repositories for Systolic_MAC_with_DFT
Users that are interested in Systolic_MAC_with_DFT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 10 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆45Jul 10, 2026Updated 3 months ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆16Mar 29, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated 2 weeks ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 10 months ago
- TinyTapeout demo pcb's RP2040 functionality☆27Sep 8, 2026Updated last month
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆120Dec 24, 2023Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- 📸 ADCs for faster image sensors☆13Updated this week
- A custom AI chip to be taped out soon!☆56Oct 21, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆10Dec 17, 2022Updated 3 years ago
- ☆15Feb 6, 2025Updated last year
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Design Verification Engineer interview preparation guide.☆63Jul 20, 2025Updated last year
- ☆16Jun 30, 2025Updated last year
- ☆14Dec 9, 2025Updated 10 months ago
- A terminal based digital waveform viewer for Hardcaml☆17Jul 10, 2026Updated 3 months ago
- Systemverilog and UVM exercises inspired by ziglings☆37Oct 26, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Tiny Tapeout project build tools + chip integration scripts☆37Updated this week
- Specialized RoCC AI Accelerator Hardware.☆83Jul 15, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- ☆11Feb 25, 2023Updated 3 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- A Risc-V SoC for Tiny Tapeout☆61Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SPICE Station AI — releases☆43Aug 6, 2026Updated 2 months ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- ☆11Jul 9, 2025Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,164Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆12May 18, 2021Updated 5 years ago