GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure
☆70Aug 12, 2026Updated this week
Alternatives and similar repositories for Systolic_MAC_with_DFT
Users that are interested in Systolic_MAC_with_DFT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 8 months ago
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆41Jul 10, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 7 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆113Dec 24, 2023Updated 2 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week
- ☆16Jun 30, 2025Updated last year
- ☆65Mar 31, 2025Updated last year
- ☆28Jul 8, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A custom AI chip to be taped out soon!☆49Dec 20, 2025Updated 7 months ago
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 5 months ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last month
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated last month
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- SPICE Station AI — releases☆42Aug 6, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆19May 31, 2026Updated 2 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Open neuromorphic processor architectures. Loihi-class feature set, FPGA-validated.☆20Jul 21, 2026Updated 3 weeks ago
- ☆26Mar 8, 2026Updated 5 months ago
- TinyTapeout demo pcb's RP2040 functionality☆26Updated this week
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆13Sep 17, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Mar 7, 2024Updated 2 years ago
- ☆17Apr 19, 2026Updated 3 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆972Updated this week
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 7 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 6 months ago
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated 3 weeks ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆548Jul 18, 2025Updated last year