PacktPublishing / Architecting-and-Building-High-Speed-SoCsLinks
Architecting and Building High Speed SoCs, published by Packt
☆28Updated 2 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below
Sorting:
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 5 months ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆100Updated 5 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- ☆103Updated 2 years ago
- A reference book on System-on-Chip Design☆36Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- ☆68Updated 2 years ago
- Learn FPGA Programming, published by Packt☆192Updated last year
- A place to keep my synthesizable verilog examples.☆43Updated 5 months ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Open Source PHY v2☆30Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 8 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- A textbook on understanding system on chip design☆45Updated 3 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 5 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- ☆47Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆46Updated 2 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- ☆35Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆50Updated 3 years ago