PacktPublishing / Architecting-and-Building-High-Speed-SoCsView external linksLinks
Architecting and Building High Speed SoCs, published by Packt
☆29Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- All thing about SDRPi☆19Mar 17, 2023Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆14Mar 27, 2020Updated 5 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆11Dec 10, 2025Updated 2 months ago
- Software, scripts and data relating to GNSS/GPS Real Time/Post-Processed Kinematic sat nav☆32Jul 11, 2025Updated 7 months ago
- RAIL wireless applications. Go to https://github.com/SiliconLabs/application_examples☆10Feb 5, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 9, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- A plug-in of FanControl, which is used to provide the temperature sensor of Intel Arc Graphics.☆10Mar 7, 2023Updated 2 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆13Mar 22, 2021Updated 4 years ago
- Context Hub Runtime Environment (CHRE)☆10Oct 17, 2023Updated 2 years ago
- imu解析粗对准-基于速度误差的精对准☆10Jun 16, 2024Updated last year
- Custom simulator with my implementations of EKF-, UKF-, and Pose-Graph-SLAM☆45Sep 4, 2023Updated 2 years ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- ☆13Dec 9, 2025Updated 2 months ago
- ☆19Updated this week
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- ☆11Dec 10, 2025Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆13Sep 1, 2024Updated last year
- Arduino controlled through Scratch: software and firmware☆11Feb 2, 2014Updated 12 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 7 months ago
- Schematics, footprints and scripts I've made and tested for KiCad☆11Jun 24, 2020Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago
- A CPU cache simulator written in Python☆29Feb 4, 2016Updated 10 years ago
- Dummies Guide to Practical Quantum Computing with IBM Qiskit, published by Packt☆21Mar 27, 2025Updated 10 months ago
- ☆11Aug 16, 2023Updated 2 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- RF front end for a software defined receiver☆11May 31, 2025Updated 8 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- A calibration method for multiple LiDAR and the GNSS-adied INS☆19Sep 22, 2025Updated 4 months ago
- Brief tutorial illustrating gprof and AMD uProf☆10Aug 8, 2024Updated last year
- Strace: history, usage examples, example syscall tracer implementation☆10Mar 24, 2020Updated 5 years ago