Architecting and Building High Speed SoCs, published by Packt
☆30Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆75Jan 30, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- wafer.space GF180MCU Run 1☆35Apr 27, 2026Updated 2 months ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17May 9, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 3 months ago
- ☆17Jan 13, 2024Updated 2 years ago
- 『컴퓨터 시스템 딥 다이브』(한빛미디어, 2023) 예제 코드 저장소입니다.☆10Dec 28, 2023Updated 2 years ago
- ☆12Dec 10, 2025Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 7 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The ultimate dark colour scheme for code☆15Jun 11, 2020Updated 6 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 10 months ago
- ROS2 Docker tutorial with VSCode☆13Sep 5, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- Custom IC Creator Simulation tools☆28Jun 22, 2026Updated 2 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Dec 18, 2022Updated 3 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆14Mar 22, 2021Updated 5 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- RAIL wireless applications. Go to https://github.com/SiliconLabs/application_examples☆13May 13, 2026Updated last month
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 10 months ago
- Context Hub Runtime Environment (CHRE)☆11Mar 13, 2026Updated 3 months ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- ☆11Jun 15, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Ultimate DPDK System Enabling Expert☆11May 3, 2019Updated 7 years ago
- ☆15Oct 7, 2019Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- Vanilla JavaScript interpreter with built-in NO-SQL document database with Btree & ARTful indexing from the database project.☆13Apr 18, 2020Updated 6 years ago
- Linear Algebra for Machine Learning Book Exercises☆13May 19, 2019Updated 7 years ago