Architecting and Building High Speed SoCs, published by Packt
☆32Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A research operating system that runs WebAssembly as the primary execution environment on bare metal☆18Apr 12, 2026Updated 4 months ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆14Mar 22, 2021Updated 5 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 9 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Blockchain for Enterprise, published by Packt☆13Jan 30, 2023Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ROS2 Docker tutorial with VSCode☆13Sep 5, 2023Updated 2 years ago
- Computer Architecture with Python and ARM, published by Packt.☆24Nov 20, 2023Updated 2 years ago
- The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, …☆34Aug 3, 2026Updated 2 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆31Aug 6, 2026Updated last week
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Dec 10, 2025Updated 8 months ago
- Software, scripts and data relating to GNSS/GPS Real Time/Post-Processed Kinematic sat nav☆34Jul 11, 2025Updated last year
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Jul 30, 2026Updated 2 weeks ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- Vanilla JavaScript interpreter with built-in NO-SQL document database with Btree & ARTful indexing from the database project.☆13Apr 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆17Apr 14, 2023Updated 3 years ago
- C++ heterogeneous and lock-free containers☆13Sep 5, 2018Updated 7 years ago
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- C++14 CSV Stream based on C File API☆10Mar 25, 2022Updated 4 years ago
- Attempt to automate Cyrillic calligraphy called Vyaz☆13Apr 14, 2024Updated 2 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago