Architecting and Building High Speed SoCs, published by Packt
☆29Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- These are the code files and resources for the first part of the ARM assembly language programming course.☆19Jan 30, 2023Updated 3 years ago
- Schematics, footprints and scripts I've made and tested for KiCad☆12Jun 24, 2020Updated 5 years ago
- ☆16May 9, 2022Updated 3 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 5 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆28Aug 15, 2025Updated 8 months ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Software, scripts and data relating to GNSS/GPS Real Time/Post-Processed Kinematic sat nav☆32Jul 11, 2025Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 7 months ago
- Custom IC Creator Simulation tools☆24Updated this week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆19May 26, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- ☆10Nov 8, 2019Updated 6 years ago
- imaging, spike trains, information theory, neural circuitry, synaptic, channel properties☆12May 13, 2023Updated 2 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated 10 months ago
- Learning with spiking neural networks using STDP synapses. Python, PyNN, NEST-simulator, numpy☆10Aug 25, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- Context Hub Runtime Environment (CHRE)☆10Mar 13, 2026Updated last month
- ☆14Dec 18, 2022Updated 3 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆13Mar 22, 2021Updated 5 years ago
- RAIL wireless applications. Go to https://github.com/SiliconLabs/application_examples☆11Mar 20, 2026Updated 3 weeks ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 8 months ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆16Sep 1, 2024Updated last year
- Vanilla JavaScript interpreter with built-in NO-SQL document database with Btree & ARTful indexing from the database project.☆13Apr 18, 2020Updated 6 years ago
- Linear Algebra for Machine Learning Book Exercises☆13May 19, 2019Updated 6 years ago
- Simple UVM environment for experimenting with Verilator.☆38Mar 23, 2026Updated 3 weeks ago
- C++ heterogeneous and lock-free containers☆13Sep 5, 2018Updated 7 years ago