Architecting and Building High Speed SoCs, published by Packt
☆33Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- A research operating system that runs WebAssembly as the primary execution environment on bare metal☆17Apr 12, 2026Updated 6 months ago
- ☆17Jan 13, 2024Updated 2 years ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- Schematics, footprints and scripts I've made and tested for KiCad☆13Jun 24, 2020Updated 6 years ago
- ☆16May 9, 2022Updated 4 years ago
- ☆14Sep 18, 2026Updated last month
- An open source program for controlling the MiniPRO TL866xx series of chip programmers☆10Aug 10, 2018Updated 8 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆14Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 11 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- The ultimate dark colour scheme for code☆15Jun 11, 2020Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- An adaptation of Peter Shirley's "Raytracing in one Weekend" to use modern C++ features & the standard library.☆11Jul 11, 2019Updated 7 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated 2 years ago
- ROS2 Docker tutorial with VSCode☆13Sep 5, 2023Updated 3 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated last year
- Payshield codec☆12Apr 25, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Hybrid implementation, using SN74HC chips and Arduinos, of the computer described in J. Clark Scott's book "But How Do It Know?".☆20Jan 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Oct 9, 2026Updated last week
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 4 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 3 years ago