Architecting and Building High Speed SoCs, published by Packt
☆29Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below
Sorting:
- ☆72Jan 30, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- All thing about SDRPi☆20Mar 17, 2023Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆16Mar 27, 2020Updated 5 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Simple UVM environment for experimenting with Verilator.☆37Updated this week
- ☆12Aug 12, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- A plug-in of FanControl, which is used to provide the temperature sensor of Intel Arc Graphics.☆10Mar 7, 2023Updated 3 years ago
- Custom simulator with my implementations of EKF-, UKF-, and Pose-Graph-SLAM☆45Sep 4, 2023Updated 2 years ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- HAL for Infineon ICs☆16Mar 2, 2026Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Automatically exported from code.google.com/p/cu-hw-gps☆11Apr 29, 2015Updated 10 years ago
- ☆13Jan 16, 2026Updated last month
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 7 months ago
- Verification of an Asynchronous FIFO using UVM & SVA☆10Jun 26, 2025Updated 8 months ago
- ☆11Jun 15, 2018Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Schematics, footprints and scripts I've made and tested for KiCad☆11Jun 24, 2020Updated 5 years ago
- ☆13Feb 24, 2026Updated last week
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆13Sep 1, 2024Updated last year
- Arduino controlled through Scratch: software and firmware☆11Feb 2, 2014Updated 12 years ago
- A CPU cache simulator written in Python☆30Feb 4, 2016Updated 10 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago
- ☆11Oct 5, 2023Updated 2 years ago
- Collection of common-scripts☆10Oct 11, 2021Updated 4 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- GNSS data post processing tool based on RTKLIB☆12Dec 18, 2021Updated 4 years ago
- Repository containing all my presentations/tutorials/talks.☆10Sep 16, 2022Updated 3 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year