Architecting and Building High Speed SoCs, published by Packt
β30Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for Architecting-and-Building-High-Speed-SoCs
Users that are interested in Architecting-and-Building-High-Speed-SoCs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.β12Jan 8, 2022Updated 4 years ago
- π― JSON encoder and decoder in pure SystemVerilogβ16Jul 7, 2024Updated last year
- All thing about SDRPiβ20Mar 17, 2023Updated 3 years ago
- wafer.space GF180MCU Run 1β30Apr 27, 2026Updated last month
- ai_accelerator_basic_for_student (no solve)β18Mar 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System Verilog using Functional Verificationβ12Apr 8, 2024Updated 2 years ago
- β16Mar 27, 2024Updated 2 years ago
- Schematics, footprints and scripts I've made and tested for KiCadβ12Jun 24, 2020Updated 5 years ago
- β16May 9, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human erβ¦β18Mar 12, 2026Updated 2 months ago
- β17Jan 13, 2024Updated 2 years ago
- γμ»΄ν¨ν° μμ€ν λ₯ λ€μ΄λΈγ(νλΉλ―Έλμ΄, 2023) μμ μ½λ μ μ₯μμ λλ€.β10Dec 28, 2023Updated 2 years ago
- β14Oct 19, 2018Updated 7 years ago
- β12Dec 10, 2025Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- β31Jan 7, 2023Updated 3 years ago
- A tiny toolkit for interactive Rust applications.β11Feb 10, 2019Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technologyβ43Jan 20, 2023Updated 3 years ago
- Lab assignments for the Agile Hardware Design courseβ18Nov 14, 2025Updated 6 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).β15May 16, 2021Updated 5 years ago
- Blockchain for Enterprise, published by Packtβ13Jan 30, 2023Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelismβ29Aug 15, 2025Updated 9 months ago
- Example of an ELF parser to learn about the ELF formatβ11Oct 6, 2024Updated last year
- Software, scripts and data relating to GNSS/GPS Real Time/Post-Processed Kinematic sat navβ32Jul 11, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The ultimate dark colour scheme for codeβ15Jun 11, 2020Updated 5 years ago
- An adaptation of Peter Shirley's "Raytracing in one Weekend" to use modern C++ features & the standard library.β11Jul 11, 2019Updated 6 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.β15Sep 7, 2025Updated 8 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.β20May 26, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPUβ17May 21, 2026Updated last week
- β10Nov 8, 2019Updated 6 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.β15Mar 29, 2020Updated 6 years ago
- A CUDA renderer for the Buddhabrot fractalβ13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (π§WIP)β18Mar 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cortex-M0 DesignStart Wrapperβ24Aug 11, 2019Updated 6 years ago
- β15Dec 18, 2022Updated 3 years ago
- LightWeight IP Application Examples for Xilinx FPGAβ15Jan 19, 2016Updated 10 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, anβ¦β14Mar 22, 2021Updated 5 years ago
- RAIL wireless applications. Go to https://github.com/SiliconLabs/application_examplesβ11May 13, 2026Updated 2 weeks ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep leaβ¦β23Aug 13, 2025Updated 9 months ago
- A tiny 3-stage RISC-V core written in Chisel.β16Apr 14, 2023Updated 3 years ago