verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram Equalization) with resource optimization, including Vivado synthesis project.
☆21Apr 30, 2026Updated 5 months ago
Alternatives and similar repositories for CLAHE_verilog
Users that are interested in CLAHE_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Architecture for 30fps Full-HD Guided Image Filter☆12Jul 20, 2019Updated 7 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- 李慧芹老师的linux环境C语言学习笔记☆16Aug 26, 2024Updated 2 years ago
- ☆18Mar 30, 2025Updated last year
- Constrast limited adaptive histogram equlization based on Verilog☆41Jul 21, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆25Jul 15, 2022Updated 4 years ago
- LLM designed inference engine hardware for smollm2 - SMOLM-32☆13Mar 6, 2026Updated 7 months ago
- CLAW🦀 is a web pipeline for scalable language-annotated whole-body motion generation on Unitree G1.☆61Jun 20, 2026Updated 4 months ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 7 years ago
- Official implementation of "G-LNS: Generative Large Neighborhood Search for LLM-Based Automatic Heuristic Design"(arXiv:2602.08253).☆31Feb 10, 2026Updated 8 months ago
- Fast & lightweight interface for running Nano Banana LLM and compact local models on your PC. Optimized for high-speed AI interactions.☆44Mar 17, 2026Updated 7 months ago
- ☆25Mar 19, 2026Updated 7 months ago
- ☆15Dec 19, 2025Updated 10 months ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- A comprehensive and open-source reproduction of Jev.☆23Sep 29, 2026Updated last month
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- HLS_YOLOV3☆25Jan 11, 2024Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- v4l2 camera rtspserver base on live555☆10Jun 15, 2026Updated 4 months ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- 3DNR proccessing using Halide☆15Nov 22, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆66Jun 11, 2024Updated 2 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- Code and data for paper named: Large language models for automatic equation discovery of nonlinear dynamics☆14Mar 6, 2025Updated last year
- Utilities to convert Clifford+T quantum circuits into binary tensors for T-count optimization☆12Jan 17, 2025Updated last year
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆39Jun 7, 2022Updated 4 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 5 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Jul 17, 2021Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- Code for our paper: ACM-MILP: Adaptive Constraint Modification via Grouping and Selection for Hardness-Preserving MILP Instance Generatio…☆15Jan 3, 2025Updated last year
- ☆12Oct 12, 2026Updated 2 weeks ago
- ☆13Dec 18, 2025Updated 10 months ago
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated 3 weeks ago
- magic lantern's canon raw (cr2) to high dynamic range output dng (dual iso) compiled for 64-bits☆15Aug 7, 2017Updated 9 years ago