RU-ECE / ECE231-DigitalLogicDesignLinks
☆11Updated 2 months ago
Alternatives and similar repositories for ECE231-DigitalLogicDesign
Users that are interested in ECE231-DigitalLogicDesign are comparing it to the libraries listed below
Sorting:
- HTB_Write_Ups☆27Updated last year
- YPCB-00338-1P1 Hack☆79Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆164Updated 2 years ago
- LZW Compressoion algorithm in verilog☆17Updated 12 years ago
- DisplayPort IP-core☆83Updated last month
- Nix flake for openXC7☆45Updated 10 months ago
- ☆11Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆12Updated last year
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆30Updated 4 months ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Updated 5 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆38Updated 11 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Updated 2 weeks ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Updated 2 weeks ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 5 years ago
- Alibaba Cloud AS02MC04 hack☆34Updated last year
- ☆55Updated 3 years ago
- Xlinix Kintex 7 based PCIE development board☆34Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆65Updated 2 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆56Updated 2 months ago
- Temporary repo to gather information about the Kria KV260 board☆76Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆132Updated 10 years ago
- Verilog digital signal processing components☆170Updated 3 years ago
- Blender GDSII Importer with PDK Support☆78Updated 2 weeks ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆113Updated 2 weeks ago