1G‑style Ethernet PHY PCS block in Sky130 using OpenLane
☆18Feb 15, 2026Updated 5 months ago
Alternatives and similar repositories for openlane-eth-phy
Users that are interested in openlane-eth-phy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- ☆17Sep 19, 2022Updated 3 years ago
- ☆37Updated this week
- ☆10Apr 8, 2021Updated 5 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14May 11, 2022Updated 4 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆39Jul 10, 2026Updated last week
- Verified visual schematics for all SKY130 Cells☆12Mar 11, 2026Updated 4 months ago
- ☆20Jun 14, 2026Updated last month
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated 3 weeks ago
- The SoC for the introduction to chip design course spring 2026☆18May 22, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- 基于STM32的DCM模式下的BUCK变换器设计☆23Dec 19, 2018Updated 7 years ago
- ☆12Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 10 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆27Mar 28, 2026Updated 3 months ago
- ☆42Jun 24, 2026Updated 3 weeks ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆27Feb 28, 2024Updated 2 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆113Jul 4, 2026Updated 2 weeks ago
- ☆11May 30, 2024Updated 2 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Analog HDL Design Full-stack Agents☆17Jun 8, 2026Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆17Jan 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Blender GDSII Importer with PDK Support☆134Updated this week
- Flip flop setup, hold & metastability explorer tool☆53Jul 12, 2026Updated last week
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆16Aug 26, 2025Updated 10 months ago