1G‑style Ethernet PHY PCS block in Sky130 using OpenLane
☆18Feb 15, 2026Updated 8 months ago
Alternatives and similar repositories for openlane-eth-phy
Users that are interested in openlane-eth-phy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- KianV GF180 ASIC runs ulinux, linux and XV6☆17Jan 15, 2026Updated 9 months ago
- Verified visual schematics for all SKY130 Cells☆13Oct 6, 2026Updated 3 weeks ago
- ☆16May 11, 2022Updated 4 years ago
- ☆16May 23, 2024Updated 2 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- ☆17Sep 19, 2022Updated 4 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- ☆22Oct 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 4 months ago
- ☆25Aug 9, 2026Updated 2 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆42Oct 16, 2026Updated last week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆45Jul 10, 2026Updated 3 months ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- only display GPU☆10Mar 6, 2025Updated last year
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆13Oct 11, 2026Updated 2 weeks ago
- ☆42Feb 28, 2022Updated 4 years ago
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- Custom IC Design Platform☆124Updated this week
- IHP Open Access PDK☆18Updated this week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 3 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- Browser-native, GPU-accelerated editor for very large hierarchical 2D IC-layout scenes, written in Rust (native and WebAssembly).☆16Aug 23, 2026Updated 2 months ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- ☆21Nov 22, 2021Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago