b03901165Shih / 2020-SRAM-training-courseLinks
Memory Compiler Tutorial
☆13Updated 5 years ago
Alternatives and similar repositories for 2020-SRAM-training-course
Users that are interested in 2020-SRAM-training-course are comparing it to the libraries listed below
Sorting:
- ☆64Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆24Updated last year
- ☆37Updated 6 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆78Updated 11 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- ☆27Updated 6 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆35Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago