b03901165Shih / 2020-SRAM-training-courseLinks
Memory Compiler Tutorial
☆13Updated 5 years ago
Alternatives and similar repositories for 2020-SRAM-training-course
Users that are interested in 2020-SRAM-training-course are comparing it to the libraries listed below
Sorting:
- ☆36Updated 6 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- ☆64Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- ☆29Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆13Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆78Updated 10 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week