logisim-evolution / GECKO5EducationLinks
Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education
☆15Updated 4 months ago
Alternatives and similar repositories for GECKO5Education
Users that are interested in GECKO5Education are comparing it to the libraries listed below
Sorting:
- Sunflower Full-System Hardware Emulator and Physical System Simulator for Sensor-Driven Systems. Built-in architecture modeling of Hitach…☆30Updated 9 months ago
- Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO☆22Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆98Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆20Updated last year
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated last week
- Extracting bits from Microscope images of ROM Constants, and disassembling them into readable 8051 assembly code☆22Updated 4 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆19Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Tiny Tapeout 06☆15Updated last week
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆24Updated 3 weeks ago
- Simulation in Logisim-Evolution HC☆34Updated 4 years ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year
- ☆27Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Updated 3 years ago
- Endlos Computer☆11Updated last year
- A small and simple rv32i core written in Verilog☆15Updated 3 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Generate Verilog code from a KiCad netlist☆63Updated last year
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 2 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- ARM JTAG/SWD debugger (BlackMagic port) based on RP2040.☆14Updated last week
- Waveform Generator☆11Updated 3 years ago
- ☆17Updated 2 years ago