logisim-evolution / GECKO5EducationLinks
Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education
☆13Updated 2 months ago
Alternatives and similar repositories for GECKO5Education
Users that are interested in GECKO5Education are comparing it to the libraries listed below
Sorting:
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Updated 2 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆96Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Amaranth HDL libary for building USB-capable SoC designs.☆22Updated 4 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- ChipWhisperer CW308 UFO Target Hardware Files☆38Updated last month
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆20Updated 11 months ago
- SNES for MiSTer☆15Updated 2 weeks ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated last week
- python library providing utilities, data structures, constants, parsers, and tools for working with USB data☆62Updated last month
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- JTAG reverse engineering software for FTDI compatible cables☆53Updated 10 years ago
- microcontroller-based FPGA / JTAG programmer☆78Updated 9 months ago
- JTAG Hardware Abstraction Library☆37Updated last year
- Tool to fetch and parse data about Efabless MPW projects☆15Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- Cross-Domain DPA Attack on SAML11☆16Updated 6 years ago
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 8 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- Extracting bits from Microscope images of ROM Constants, and disassembling them into readable 8051 assembly code☆22Updated 4 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Updated 3 months ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year