A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.
☆29Mar 30, 2026Updated 6 months ago
Alternatives and similar repositories for neuraedge-
Users that are interested in neuraedge- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cryptographic keystream generators in pure Verilog.☆53Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- A fixed function pipeline GPU☆38Mar 18, 2026Updated 6 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated 3 weeks ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆45Jun 2, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆15Dec 29, 2022Updated 3 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Verilog-A model library for photonic devices and components used in electronics-photonics co-simulation☆23Feb 10, 2026Updated 8 months ago
- ☆21Nov 8, 2025Updated 11 months ago
- ☆126Jun 14, 2026Updated 3 months ago
- ☆49Apr 7, 2024Updated 2 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A time delay estimation method for event-based time-series data. Time delay estimation is also known as the correction of time offsets an…☆16Dec 3, 2025Updated 10 months ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Verilog library for developing robotics applications using FPGAs☆84Jul 14, 2024Updated 2 years ago
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- ☆40Aug 25, 2026Updated last month
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Oct 13, 2024Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆138Feb 22, 2024Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆128Sep 6, 2026Updated last month
- Simulation of Advanced Neuromorphic Architectures for Fast Exploration☆33Sep 5, 2026Updated last month
- RTSP streaming using GStreamer☆14Dec 31, 2022Updated 3 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 22, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CARLsim is an efficient, easy-to-use, GPU-accelerated software framework for simulating large-scale spiking neural network (SNN) models w…☆17May 17, 2022Updated 4 years ago
- Active Learning Interface for Circuits and Electronics☆19Feb 18, 2023Updated 3 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ChibiOS based USB bootloader. (Outdated, see fpoussin/Motolink for examples)☆13Sep 26, 2014Updated 12 years ago
- ☆16May 23, 2024Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Code implementing a neuromorphic, spiking backpropagation algorithm on Intel's neuromorphic research processor, codenamed Loihi☆17Nov 14, 2024Updated last year