A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.
☆29Mar 30, 2026Updated 6 months ago
Alternatives and similar repositories for neuraedge-
Users that are interested in neuraedge- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- simple demo hardware code for implement access to ST7789 LCD display from FPGA☆11Mar 28, 2022Updated 4 years ago
- ☆25Aug 9, 2026Updated 2 months ago
- VHDL-based CPU which supports running raw WASM instructions.☆14Jun 28, 2025Updated last year
- A fixed function pipeline GPU☆39Mar 18, 2026Updated 7 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 23, 2026Updated last week
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout…☆29Sep 7, 2026Updated last month
- Hours of searching... here it is.☆12Jan 14, 2022Updated 4 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- ☆49Apr 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- A time delay estimation method for event-based time-series data. Time delay estimation is also known as the correction of time offsets an…☆16Dec 3, 2025Updated 10 months ago
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 3 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- Build a spiking convolutional neural network in tensorflow for image recognitioon tasks☆11Apr 9, 2019Updated 7 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.☆18Nov 16, 2019Updated 6 years ago
- Shramko GoPro13 Control App for multicamera 4dgs 3dgs rigs☆21Jul 31, 2026Updated 2 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- ☆40Aug 25, 2026Updated 2 months ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- Full pipeline for building LLM, including pretrain, instruction tuning with RLHF, DPO, and distillation☆15Aug 14, 2026Updated 2 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- Verilog-A model library for photonic devices and components used in electronics-photonics co-simulation☆29Feb 10, 2026Updated 8 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆40Dec 30, 2022Updated 3 years ago