Open source FPGA-based NIC and platform for in-network compute
☆18May 22, 2024Updated 2 years ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast, modern C++ DSP framework, FFT, Sample Rate Conversion, FIR/IIR/Biquad Filters (SSE, AVX, AVX-512, ARM NEON)☆17Jan 13, 2022Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆912Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12Updated this week
- ☆21May 8, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Updated this week
- M.2 PCIe Artix 7 FPGA Accelerator Card☆36Mar 17, 2025Updated last year
- RISC-V bazel toolchains for GCC compilation☆14Apr 5, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple tool for recording keyboard and mouse macros that can be played back later☆11Jun 22, 2018Updated 8 years ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- ☆30Jul 27, 2017Updated 9 years ago
- This repository provides code for SVD and Importance sampling-based algorithms for large scale topic modeling.☆15Dec 14, 2020Updated 5 years ago
- ☆10Apr 18, 2017Updated 9 years ago
- Open source digital FPGA based theremin project☆11Jul 13, 2021Updated 5 years ago
- ☆13May 8, 2025Updated last year
- 移植AD7606和AD9910的驱动，并且增加FFT运算☆14Aug 30, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hello world program running under CP/M-80, crosscompiled with SDCC (based on sources from N8VEM)☆14Jan 3, 2015Updated 11 years ago
- Interacting with SAR data in standard formats in Python☆16Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .☆15Apr 15, 2023Updated 3 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆37Updated this week
- Docker Images definitions and utility scripts for rapid development and deployment of REDHAWK SDR systems, Domains, and Devices.☆12Jan 13, 2022Updated 4 years ago
- ☆21Jul 28, 2021Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆20Jul 7, 2025Updated last year
- Bazel Extension for downloading and extracting Debian/Ubuntu packages.☆20Aug 17, 2026Updated last week
- A flexible SoC emulator for ARM Cortex-M3☆15Apr 13, 2022Updated 4 years ago
- ☆11Sep 9, 2022Updated 3 years ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago