OVGN / OpenHBMCLinks
Open-source high performance AXI4-based HyperRAM memory controller
☆75Updated 2 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A simple DDR3 memory controller☆57Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- ☆27Updated 2 weeks ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- ☆70Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- ☆26Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Verilog UART☆177Updated 12 years ago
- Verilog wishbone components☆116Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- I2C controller core☆47Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago