OVGN / OpenHBMCLinks
Open-source high performance AXI4-based HyperRAM memory controller
☆79Updated 3 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- ☆30Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- ☆74Updated 3 years ago
- Verilog wishbone components☆119Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- USB 2.0 Device IP Core☆70Updated 8 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- UART models for cocotb☆31Updated last month
- Verilog SPI master and slave☆60Updated 9 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago