OVGN / OpenHBMCLinks
Open-source high performance AXI4-based HyperRAM memory controller
☆75Updated 2 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- ☆26Updated 4 years ago
- Verilog wishbone components☆115Updated last year
- ☆70Updated 3 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆66Updated 5 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆26Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- ☆69Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆35Updated 10 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆151Updated 4 months ago