OVGN / OpenHBMCLinks
Open-source high performance AXI4-based HyperRAM memory controller
☆75Updated 2 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆64Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Verilog digital signal processing components☆139Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- I2C controller core☆43Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago