Open-source high performance AXI4-based HyperRAM memory controller
☆90Oct 6, 2022Updated 4 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Updated this week
- Portable HyperRAM controller☆75Dec 8, 2024Updated last year
- Open-source thermal camera project☆60Jul 28, 2022Updated 4 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SDRAM controller with AXI4 interface☆110Aug 8, 2019Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 9 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- ☆83Feb 4, 2021Updated 5 years ago
- ☆39Jan 11, 2021Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Jul 28, 2022Updated 4 years ago
- This is the main repository for the CHIPS Alliance OpenPRoT project☆19Updated this week
- FPGA和USB3.0桥片实现USB3.0通信☆92Nov 26, 2021Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago