OVGN / OpenHBMCLinks
Open-source high performance AXI4-based HyperRAM memory controller
☆75Updated 2 years ago
Alternatives and similar repositories for OpenHBMC
Users that are interested in OpenHBMC are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆128Updated 5 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- ☆26Updated 4 years ago
- ☆67Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- I2C controller core☆46Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Control and Status Register map generator for HDL projects☆116Updated last month
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Verilog wishbone components☆115Updated last year