Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-Stream.
☆18Oct 4, 2026Updated last week
Alternatives and similar repositories for vhdl-amba5
Users that are interested in vhdl-amba5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Sep 23, 2026Updated 2 weeks ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆68Feb 22, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- general-cores☆21Jul 16, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 7 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆63Nov 24, 2020Updated 5 years ago
- ☆20Aug 25, 2026Updated last month
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 2 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated 3 weeks ago
- ☆14Mar 27, 2026Updated 6 months ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆52Nov 3, 2025Updated 11 months ago
- A Risc-V SoC for Tiny Tapeout☆61Jul 12, 2026Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- Turn your digispark attiny85 usb dongle into an USB volume control knob for PCs☆19Feb 20, 2026Updated 7 months ago