A 5-stage pipelined, rv32i core with branch prediction and hazard detection
☆15Dec 11, 2025Updated 8 months ago
Alternatives and similar repositories for dummy32
Users that are interested in dummy32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10May 27, 2026Updated 3 months ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 5 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 3 weeks ago
- ☆13Jun 9, 2022Updated 4 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Wine fakedlls (32 and 64 bit) for running windows apps that support SDRPlay on linux with wine☆11Jan 17, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last week
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 3 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated 2 years ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆22Jul 27, 2026Updated last month
- ☆15Apr 11, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 3 weeks ago
- Simple implementations of the Fast Fourier Transform in various languages☆18Apr 11, 2024Updated 2 years ago
- Use USB oscilloscopes (e.g. Hantek) based on Cypress FX2 and AD9288 as general purpose ADC☆20Feb 26, 2025Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- Python Plays GTA V Reboot☆18May 5, 2022Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- This repo implements scheduler using assembly code for ARM-M class☆17Mar 5, 2026Updated 5 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 4 months ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆22Jul 8, 2026Updated last month
- ☆18Sep 1, 2024Updated last year
- ☆24Jun 14, 2026Updated 2 months ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- typst template☆19Jul 19, 2025Updated last year
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago