A 5-stage pipelined, rv32i core with branch prediction and hazard detection
☆15Dec 11, 2025Updated 7 months ago
Alternatives and similar repositories for dummy32
Users that are interested in dummy32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10May 27, 2026Updated 2 months ago
- ☆13Mar 25, 2022Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆155Oct 2, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Direct Access Memory for MPSoC☆13Updated this week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- TinyTapeout-02 submission repository☆31Mar 27, 2024Updated 2 years ago
- Educational Verilog CPU Implementations of a Tiny Instruction Set☆14Oct 22, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 3 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated 2 years ago
- ☆15Apr 11, 2026Updated 3 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Updated this week
- Use USB oscilloscopes (e.g. Hantek) based on Cypress FX2 and AD9288 as general purpose ADC☆19Feb 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆20Aug 3, 2018Updated 8 years ago
- Python Plays GTA V Reboot☆18May 5, 2022Updated 4 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- This repo implements scheduler using assembly code for ARM-M class☆17Mar 5, 2026Updated 5 months ago
- ☆22Jun 14, 2026Updated last month
- typst template☆19Jul 19, 2025Updated last year
- ☆21Aug 16, 2025Updated 11 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design Verification Engineer interview preparation guide.☆55Jul 20, 2025Updated last year
- FPGA board-level debugging and reverse-engineering tool☆46Mar 24, 2023Updated 3 years ago
- ☆30Mar 1, 2025Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- A repository of information and source files for toolflow-supported hardware☆36Jul 15, 2022Updated 4 years ago