A 5-stage pipelined, rv32i core with branch prediction and hazard detection
☆15Dec 11, 2025Updated 7 months ago
Alternatives and similar repositories for dummy32
Users that are interested in dummy32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆151Oct 2, 2025Updated 9 months ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆33Sep 6, 2024Updated last year
- TinyTapeout-02 submission repository☆31Mar 27, 2024Updated 2 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆19Oct 16, 2013Updated 12 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆22Jul 8, 2026Updated last week
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated 2 months ago
- ☆15Apr 11, 2026Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- Use USB oscilloscopes (e.g. Hantek) based on Cypress FX2 and AD9288 as general purpose ADC☆19Feb 26, 2025Updated last year
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- Python Plays GTA V Reboot☆18May 5, 2022Updated 4 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆36Feb 7, 2025Updated last year
- ☆17Sep 1, 2024Updated last year
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 9 months ago
- typst template☆18Jul 19, 2025Updated last year
- YosysHQ SVA AXI Properties☆53Feb 7, 2023Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆52Jul 20, 2025Updated last year
- ☆21Aug 16, 2025Updated 11 months ago
- Yocto layer for the 90's Doom game☆21Jul 27, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆39Jun 2, 2026Updated last month
- ☆28Oct 7, 2024Updated last year
- FPGA board-level debugging and reverse-engineering tool☆44Mar 24, 2023Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- ☆30Mar 1, 2025Updated last year
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆44Jan 18, 2024Updated 2 years ago