DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep learning inference network.
☆23Aug 13, 2025Updated 6 months ago
Alternatives and similar repositories for Deep_Learning_Blocks
Users that are interested in Deep_Learning_Blocks are comparing it to the libraries listed below
Sorting:
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- An automated HDC platform☆11Feb 20, 2026Updated last week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Etiqueta eletrônica com ESP32 e display ePaper☆10Oct 8, 2023Updated 2 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- ☆10Dec 5, 2020Updated 5 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- 本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related inf…☆13Sep 5, 2023Updated 2 years ago
- Upgrades for QIDI X-CF Pro for better printing quality☆12Jun 20, 2025Updated 8 months ago
- ☆10Apr 8, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- CHERI sample C programs☆11Jan 16, 2025Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago