DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep learning inference network.
☆23Aug 13, 2025Updated 7 months ago
Alternatives and similar repositories for Deep_Learning_Blocks
Users that are interested in Deep_Learning_Blocks are comparing it to the libraries listed below
Sorting:
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆19Mar 13, 2026Updated last week
- 『컴퓨터 시스템 딥 다이브』(한빛미디어, 2023) 예제 코드 저장소입니다.☆10Dec 28, 2023Updated 2 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Mar 4, 2023Updated 3 years ago
- Etiqueta eletrônica com ESP32 e display ePaper☆10Oct 8, 2023Updated 2 years ago
- An automated HDC platform☆11Mar 6, 2026Updated 2 weeks ago
- Open letter for new C++ scope/charter.☆10Mar 12, 2022Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Nov 7, 2024Updated last year
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆23Sep 11, 2025Updated 6 months ago
- LT Spice Files from Circuit VR on Hackaday☆15Aug 6, 2018Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆23Aug 11, 2019Updated 6 years ago
- ☆36Dec 22, 2025Updated 2 months ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- An example of how to use the Python Control Library☆10Aug 13, 2023Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- ☆10Nov 22, 2025Updated 3 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- ☆18Aug 6, 2025Updated 7 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- A toy L4 load balancer running on FPGA☆20Feb 28, 2022Updated 4 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Wireless USB Disk for Pendrive S3☆18Jul 11, 2024Updated last year
- MiSTer arcade core for Tecmo arcade classics: Rygar (1986), Gemini Wing (1987), and Silkworm (1988).☆14Mar 12, 2026Updated last week
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- Tuning discrete PID controller using particle swarm optimization.☆15Jun 28, 2019Updated 6 years ago