An RTL implementation of a SIMT GPU Core
☆32Jun 18, 2026Updated 4 months ago
Alternatives and similar repositories for SmolGPU
Users that are interested in SmolGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆26Updated this week
- SSA based compiler targeting x86_64☆12Oct 22, 2021Updated 5 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆75Jan 30, 2026Updated 9 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated last week
- ☆12Sep 19, 2026Updated last month
- Windows Cheater☆11Jun 25, 2026Updated 4 months ago
- ☆12Jan 22, 2026Updated 9 months ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆47Jul 13, 2026Updated 3 months ago
- A 32-bit RISC-V Emulator in Rust☆10Feb 4, 2022Updated 4 years ago
- This is part of EC383 - Mini Project in VLSI Design.☆10May 8, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Feb 21, 2023Updated 3 years ago
- Virtual Machines Experimentation Sandbox 2☆15Oct 25, 2026Updated last week
- Experimental GPU-accelerated projects and benchmarks using CUDA and OpenCL.☆12Apr 24, 2026Updated 6 months ago
- An open education resource Digital Design textbook☆16Mar 30, 2026Updated 7 months ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Linux kernel Type-1 hypervisor☆30Oct 23, 2026Updated 2 weeks ago
- Tensors with automatic differentiation and JIT compilation for Python. Pequegrad is a toy deep learning and scientific computing library …☆11May 10, 2025Updated last year
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆93Oct 18, 2025Updated last year
- ☆15Apr 24, 2023Updated 3 years ago
- ☆20Updated this week
- C Compiler written in Kotlin☆13Apr 19, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- High-throughput, in-kernel network packet classification using machine learning (Proof-of-Concept)☆15Aug 11, 2025Updated last year
- ☆17Jul 14, 2024Updated 2 years ago
- ☆14Sep 29, 2024Updated 2 years ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆17Jan 22, 2023Updated 3 years ago
- A C11 compiler for the discrete logic computer☆21Apr 3, 2024Updated 2 years ago
- ☆14May 15, 2023Updated 3 years ago
- Machine translation with tinygrad☆19Apr 7, 2024Updated 2 years ago
- Custom RVV 64 bit vector accelerator for the CVA6 RISC-V CPU. SIMD style layout with 3 memory hierarchies inside the accelerator.☆30Sep 25, 2026Updated last month
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year