An RTL implementation of a SIMT GPU Core
☆32Jun 18, 2026Updated 3 months ago
Alternatives and similar repositories for SmolGPU
Users that are interested in SmolGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆73Jan 30, 2026Updated 8 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆24Updated this week
- ☆15Apr 24, 2023Updated 3 years ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated 2 weeks ago
- ☆21Updated this week
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆90Oct 18, 2025Updated 11 months ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆60Oct 5, 2026Updated last week
- ☆14Sep 29, 2024Updated 2 years ago
- ☆14May 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C Compiler written in Kotlin☆13Apr 19, 2024Updated 2 years ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- A C11 compiler for the discrete logic computer☆21Apr 3, 2024Updated 2 years ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆43Jul 13, 2026Updated 3 months ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆45Jun 2, 2026Updated 4 months ago
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- ☆17Jan 22, 2023Updated 3 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Machine translation with tinygrad☆19Apr 7, 2024Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 3 months ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 6 months ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆28Updated this week
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 3 months ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- Share your GPU without MIG or MPS☆54Jan 27, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Updated this week
- ☆18Oct 5, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆11Sep 13, 2025Updated last year
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- ☆13Jan 6, 2023Updated 3 years ago
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 11 months ago