This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
☆41Jun 6, 2021Updated 4 years ago
Alternatives and similar repositories for Open-Source-RTL-Design
Users that are interested in Open-Source-RTL-Design are comparing it to the libraries listed below
Sorting:
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 9 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 4 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 11 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆30Jul 25, 2023Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- ☆22Mar 14, 2023Updated 2 years ago
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆31Updated this week
- This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…☆29Oct 16, 2018Updated 7 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆32Aug 25, 2021Updated 4 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- ☆11Jan 21, 2021Updated 5 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- Blender importer for DML and DPL files created by the Dagor Asset Explorer.☆14Aug 20, 2023Updated 2 years ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- ☆10Sep 10, 2025Updated 5 months ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆145Jul 17, 2022Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- UEFI app to load ELF and Raw binary☆31May 5, 2015Updated 10 years ago
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago