This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
☆43Jun 6, 2021Updated 4 years ago
Alternatives and similar repositories for Open-Source-RTL-Design
Users that are interested in Open-Source-RTL-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆16Oct 16, 2021Updated 4 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- learning VHDL☆12Jul 1, 2014Updated 11 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- A project for learning RISC-V architecture purpose☆27Nov 9, 2023Updated 2 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Apr 12, 2023Updated 3 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 4 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 9 months ago
- ☆16Aug 15, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 9 months ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Custom IC Creator Simulation tools☆27May 7, 2026Updated 2 weeks ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆22Mar 14, 2023Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A copy of the DirectX Headers from MinGW-64.☆14Sep 7, 2023Updated 2 years ago
- UEFI app to load ELF and Raw binary☆30May 5, 2015Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆11May 7, 2024Updated 2 years ago