flytt-away / FPGA-Video-CaptureLinks
2023集创赛紫光同创杯一等奖项目
☆137Updated last year
Alternatives and similar repositories for FPGA-Video-Capture
Users that are interested in FPGA-Video-Capture are comparing it to the libraries listed below
Sorting:
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆208Updated last month
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆54Updated last year
- 基于FPGA进行车牌识别☆82Updated 2 years ago
- fpga跑sobel识别算法☆43Updated 4 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆31Updated last year
- 网络训练、图像预 处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆135Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- FPGA project☆230Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last month
- FPGA图像处理仿真平台☆28Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆561Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- AXI协议规范中文翻译版☆165Updated 3 years ago
- 数字IC设计 学习笔记☆158Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 3 years ago
- FPGA☆126Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- ☆81Updated 3 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆273Updated 2 years ago
- 代码在这个库里 Code is here☆64Updated 4 months ago