flytt-away / FPGA-Video-CaptureLinks
2023集创赛紫光同创杯一等奖项目
☆119Updated last year
Alternatives and similar repositories for FPGA-Video-Capture
Users that are interested in FPGA-Video-Capture are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆183Updated 8 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆33Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆337Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- 基于FPGA进行车牌识别☆79Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆140Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated last week
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆40Updated last year
- ☆242Updated last year
- fpga跑sobel识别算法☆36Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆68Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆65Updated 3 months ago
- FPGA project☆222Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆156Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆517Updated 4 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆20Updated 5 months ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆16Updated last year
- 一个开源的FPGA神经网络加速器。☆169Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆92Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- FPGA☆125Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆218Updated last year
- Vivado诸多IP,包括图像处理等☆209Updated 11 months ago
- 数字IC设计 学习笔记☆145Updated 3 years ago