huangxc6 / E203_CNN_Genesys2View external linksLinks
Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
☆22May 7, 2024Updated last year
Alternatives and similar repositories for E203_CNN_Genesys2
Users that are interested in E203_CNN_Genesys2 are comparing it to the libraries listed below
Sorting:
- ☆11Jun 28, 2020Updated 5 years ago
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆45Jan 1, 2022Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- ☆10Aug 30, 2024Updated last year
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆36Nov 18, 2024Updated last year
- ☆38Aug 12, 2015Updated 10 years ago
- 数字IC秋招项目、手撕代码☆40Apr 22, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- A tool to parse the obsidian syntax to vuepress☆12Aug 15, 2023Updated 2 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆15Mar 12, 2023Updated 2 years ago
- 2023年2月参加OpenMMlab举办的寒假AI实战营笔记☆12Feb 15, 2023Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- 基于玄铁openc906，搭建最小化SoC系统☆17Apr 7, 2025Updated 10 months ago
- Fast Relaxed Vector Fitting Implementation in C++☆14Apr 17, 2023Updated 2 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- bitfusion verilog implementation☆12Feb 21, 2022Updated 3 years ago
- Toolchain of PAICORE.☆15Feb 5, 2026Updated last week
- ☆10Dec 15, 2023Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago
- A setup for debugging command-line applications on the Windows Subsystem for Linux with VS Code.☆13Apr 1, 2020Updated 5 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- A collection of great digital IC project/tutorial/website etc..☆145May 10, 2022Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆142Jul 20, 2023Updated 2 years ago