huangxc6 / E203_CNN_Genesys2Links
Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
☆19Updated last year
Alternatives and similar repositories for E203_CNN_Genesys2
Users that are interested in E203_CNN_Genesys2 are comparing it to the libraries listed below
Sorting:
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- AXI总线连接器☆97Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆39Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆111Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- ☆16Updated last year
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- ☆33Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year