huangxc6 / E203_CNN_Genesys2Links
Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
☆20Updated last year
Alternatives and similar repositories for E203_CNN_Genesys2
Users that are interested in E203_CNN_Genesys2 are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆43Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- AXI总线连接器☆103Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- ☆113Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- CPU Design Based on RISCV ISA☆121Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆97Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- ☆17Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- ☆14Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago