FPGA-based SNN Accelerator Toy
☆41Apr 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for FPGA_SpikingTransformer
Users that are interested in FPGA_SpikingTransformer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated last year
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆551Jul 17, 2025Updated 9 months ago
- 达摩fsmn vad c++推理服务☆18Apr 17, 2023Updated 3 years ago
- PFAD: Motion Artifact Removal in Pixel-Frequency Domain via Alternate Masks and Diffusion Model (AAAI2025)☆21Apr 15, 2025Updated last year
- Scripts for running Ailiverse APIs☆10Jan 23, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An FPGA implementation of Q*Bert for Analogue Pocket☆11Apr 21, 2026Updated last week
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- video stream scaler based on FPGA and verilog☆18Mar 28, 2024Updated 2 years ago
- ☆18Jul 3, 2025Updated 10 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆21Updated this week
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- Implementation of eventprop learning in GeNN☆16Jan 10, 2025Updated last year
- ☆15Mar 22, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆247Mar 24, 2024Updated 2 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 4 months ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 4 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 2 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆19Apr 7, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆24Jun 30, 2025Updated 10 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆18Feb 16, 2024Updated 2 years ago
- ☆16May 9, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆18Feb 24, 2021Updated 5 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- This project presents a novel approach for J peak detection in Heart-Rate monitoring. The proposed approach employs accelerometers to col…☆10Oct 30, 2023Updated 2 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆29Apr 7, 2025Updated last year
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated last year
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 4 years ago
- ☆10Feb 16, 2025Updated last year
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago