tooddler / FPGA_SpikingTransformerLinks
FPGA-based SNN Accelerator Toy
☆23Updated 4 months ago
Alternatives and similar repositories for FPGA_SpikingTransformer
Users that are interested in FPGA_SpikingTransformer are comparing it to the libraries listed below
Sorting:
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 8 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆133Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的 卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆203Updated 3 weeks ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆84Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆14Updated 11 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆18Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆83Updated 3 years ago
- ☆14Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆182Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆161Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆138Updated 6 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- some interesting demos for starters☆85Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆198Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆32Updated 11 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- ☆12Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆86Updated 7 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆116Updated 3 months ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆16Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago