xiesicong / fpga_sobel_ov5640_hdmiView external linksLinks
fpga跑sobel识别算法
☆44Mar 15, 2021Updated 4 years ago
Alternatives and similar repositories for fpga_sobel_ov5640_hdmi
Users that are interested in fpga_sobel_ov5640_hdmi are comparing it to the libraries listed below
Sorting:
- fpga读取摄像头数据上传到上位机，720P@60Hz☆19Mar 15, 2021Updated 4 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆82Jul 9, 2021Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Apr 22, 2024Updated last year
- 基于FPGA进行车牌识别☆89Oct 19, 2023Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆62Dec 11, 2023Updated 2 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆36Nov 18, 2024Updated last year
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆54Jun 11, 2019Updated 6 years ago
- OV5640摄像头驱动及TFT屏幕显示☆16Mar 13, 2019Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆26Jul 31, 2020Updated 5 years ago
- PID controller with FPGA hardware☆20Oct 5, 2019Updated 6 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆30Nov 28, 2019Updated 6 years ago
- FPGA图像处理仿真平台☆29Apr 25, 2022Updated 3 years ago
- FPGA实现简单的图像处理算法☆70Mar 26, 2023Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆15May 8, 2025Updated 9 months ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆75Mar 8, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆732Apr 21, 2023Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Nov 18, 2024Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆41Jun 22, 2021Updated 4 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 双目图像拼接，双目相机立体匹配，得到深度图像等。☆11Apr 27, 2020Updated 5 years ago
- Scraping repository of the most relevant topics with regards to Spatio-Temporal Neural Networks available in the arXiv archive. The repos…☆16Updated this week
- ☆12Aug 26, 2016Updated 9 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- ☆12Feb 7, 2023Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆295Sep 14, 2023Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆59Jun 11, 2024Updated last year
- A library for programming iCE40 FPGA from Lattice Semi☆13Mar 22, 2024Updated last year
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆18Jan 11, 2025Updated last year