xiesicong / fpga_sobel_ov5640_hdmiLinks
fpga跑sobel识别算法
☆38Updated 4 years ago
Alternatives and similar repositories for fpga_sobel_ov5640_hdmi
Users that are interested in fpga_sobel_ov5640_hdmi are comparing it to the libraries listed below
Sorting:
- FPGA实现简单的图像处理算法☆51Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆73Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆37Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆198Updated 10 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆124Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆122Updated 2 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆43Updated last year
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆155Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- image processing based FPGA☆113Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆29Updated 10 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- 视频旋转(2019FPGA大赛)☆36Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆175Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆41Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆165Updated 2 years ago