xiesicong / fpga_sobel_ov5640_hdmiLinks
fpga跑sobel识别算法
☆40Updated 4 years ago
Alternatives and similar repositories for fpga_sobel_ov5640_hdmi
Users that are interested in fpga_sobel_ov5640_hdmi are comparing it to the libraries listed below
Sorting:
- FPGA实现简单的图像处理算法☆58Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆75Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- FPGA图像处理仿真平台☆27Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆128Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆126Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆30Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- image processing based FPGA☆115Updated 4 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 3 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆15Updated 5 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字 识别的功能。☆31Updated 10 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago