xiesicong / fpga_sobel_ov5640_hdmi
fpga跑sobel识别算法
☆32Updated 4 years ago
Alternatives and similar repositories for fpga_sobel_ov5640_hdmi:
Users that are interested in fpga_sobel_ov5640_hdmi are comparing it to the libraries listed below
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆47Updated 5 years ago
- FPGA实现简单的图像处理算法☆42Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- FPGA图像处理仿真平台☆26Updated 2 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆45Updated last year
- Step by step tutorial for building CortexM0 SoC☆37Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆64Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆26Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆23Updated last year
- ☆36Updated 9 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI总线连接器☆97Updated 5 years ago
- verilog☆21Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆88Updated 7 years ago
- 2023集创赛紫光同创杯一等奖项目☆108Updated last year
- fpga读取摄像头数据上传到上位机,720P@60Hz☆20Updated 4 years ago