zhujingyang520 / vlsi_project
The template for VLSI project
☆17Updated 5 years ago
Alternatives and similar repositories for vlsi_project:
Users that are interested in vlsi_project are comparing it to the libraries listed below
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆17Updated 5 months ago
- ☆24Updated 5 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 7 months ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SoC Based on ARM Cortex-M3☆27Updated last month
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- ☆29Updated 5 years ago
- To design test bench of the APB protocol☆16Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- ☆18Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- ☆40Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- ☆13Updated last year
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- ☆41Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago