zhujingyang520 / vlsi_projectLinks
The template for VLSI project
☆21Updated 6 years ago
Alternatives and similar repositories for vlsi_project
Users that are interested in vlsi_project are comparing it to the libraries listed below
Sorting:
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆30Updated 2 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆29Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- ☆21Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- APB Logic☆19Updated last week
- verification of simple axi-based cache☆18Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Public release☆57Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆29Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago