zhujingyang520 / vlsi_project
The template for VLSI project
☆18Updated 6 years ago
Alternatives and similar repositories for vlsi_project
Users that are interested in vlsi_project are comparing it to the libraries listed below
Sorting:
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- ☆27Updated 5 years ago
- ☆33Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- SoC Based on ARM Cortex-M3☆30Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- DUTH RISC-V Microprocessor☆19Updated 5 months ago
- ☆48Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago