asinghani / 18224-s23-tapeoutLinks
Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
☆18Updated 2 years ago
Alternatives and similar repositories for 18224-s23-tapeout
Users that are interested in 18224-s23-tapeout are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- APB UVC ported to Verilator☆11Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- ☆14Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆71Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Library of open source Process Design Kits (PDKs)☆61Updated this week
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆52Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RTL data structure☆55Updated 4 months ago
- ☆47Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISC-V Nox core☆70Updated 4 months ago
- The OpenPiton Platform☆17Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- A reference book on System-on-Chip Design☆37Updated 6 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- ☆89Updated this week
- Verilog/SystemVerilog Guide☆75Updated last year
- Universal Memory Interface (UMI)☆154Updated last week
- ☆20Updated last year
- BlackParrot on Zynq☆47Updated last week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 9 months ago