Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
☆20Aug 10, 2023Updated 2 years ago
Alternatives and similar repositories for 18224-s23-tapeout
Users that are interested in 18224-s23-tapeout are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Aug 2, 2021Updated 4 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆35Oct 6, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 10 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆139Oct 21, 2023Updated 2 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- Graph-based neural tactic prediction models for Coq.☆15Sep 17, 2025Updated 6 months ago
- ☆19Oct 20, 2025Updated 5 months ago
- gdsfactory implementation of LXT PDK.☆19Mar 13, 2026Updated 2 weeks ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆15Sep 16, 2022Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples☆17Mar 8, 2015Updated 11 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- ☆27Jul 27, 2017Updated 8 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- A waveform generator based on XR2206 and Arduino☆14Jan 10, 2023Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated last year
- dcload controlled by raspberry pi☆12Mar 9, 2020Updated 6 years ago
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated last month
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆31Jun 3, 2025Updated 9 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆17Jun 11, 2025Updated 9 months ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Exemplos do kit SAME70-XPLD☆11Jun 19, 2024Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- C memory allocator with selectable First/Next/Best-Fit, per-allocation tracing, optional mark-and-sweep GC, and a configurable logging AP…☆16Jan 12, 2026Updated 2 months ago
- ☆20Aug 4, 2022Updated 3 years ago