asinghani / 18224-s23-tapeoutLinks
Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
☆18Updated 2 years ago
Alternatives and similar repositories for 18224-s23-tapeout
Users that are interested in 18224-s23-tapeout are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆107Updated 4 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago
- Library of open source Process Design Kits (PDKs)☆53Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- RTL data structure☆52Updated 2 months ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- RISC-V Nox core☆68Updated 2 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- BlackParrot on Zynq☆47Updated 7 months ago
- ☆78Updated this week
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- ☆54Updated 6 months ago
- APB UVC ported to Verilator☆11Updated last year
- ☆98Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A configurable SRAM generator☆54Updated last month
- ☆57Updated 3 weeks ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- ☆26Updated 4 years ago
- Open-source RTL logic simulator with CUDA acceleration☆223Updated last week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆88Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago