IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆196Jan 28, 2026Updated last month
Alternatives and similar repositories for ic_flow_platform
Users that are interested in ic_flow_platform are comparing it to the libraries listed below
Sorting:
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Jan 29, 2026Updated last month
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- A toop for LSF data-collection, data-analysis and information display.☆57Updated this week
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 6 months ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 2 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- A collection of license features from a varity of EDA vendors☆85Aug 14, 2025Updated 6 months ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- Synopsys License patcher☆39Sep 12, 2024Updated last year
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆282Jan 18, 2026Updated last month
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Jul 16, 2023Updated 2 years ago
- ☆221Jun 25, 2025Updated 8 months ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆146Jan 23, 2024Updated 2 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Apr 14, 2021Updated 4 years ago
- automatic-verilog based on vimscript☆283Oct 24, 2023Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- ☆13May 5, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆21Feb 20, 2026Updated last week