bytedance / ic_flow_platform
IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆159Updated 2 weeks ago
Related projects: ⓘ
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆83Updated 10 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆118Updated 7 months ago
- UVM 1.2 port to Python☆234Updated 6 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆168Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month
- This is the main repository for all the examples for the book Practical UVM☆165Updated 3 years ago
- uvm AXI BFM(bus functional model)☆227Updated 11 years ago
- Novel GUI Based UVM Testbench Template Builder☆115Updated 3 years ago
- Yet Another Simulation Architecture☆73Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆126Updated 6 years ago
- AXI DMA 32 / 64 bits☆95Updated 10 years ago
- Awesome ASIC design verification☆244Updated 2 years ago
- AMBA AXI VIP☆353Updated 2 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆147Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆112Updated 3 months ago
- Reference examples and short projects using UVM Methodology☆249Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆108Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆90Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆87Updated 3 years ago
- UVM examples and projects☆119Updated 5 years ago
- PCI express simulation framework for Cocotb☆134Updated 9 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆173Updated 7 years ago
- Verilog Configurable Cache☆165Updated 3 weeks ago
- AXI interface modules for Cocotb☆208Updated 10 months ago
- A generic class library in SystemVerilog☆77Updated 3 years ago
- UVM AHB VIP☆75Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆87Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆162Updated 3 weeks ago
- The UVM written in Python☆358Updated 2 months ago
- VIP for AXI Protocol☆100Updated 2 years ago