IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆203Jan 28, 2026Updated 3 months ago
Alternatives and similar repositories for ic_flow_platform
Users that are interested in ic_flow_platform are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Jan 29, 2026Updated 3 months ago
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- A toop for LSF data-collection, data-analysis and information display.☆61Updated this week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆113Oct 31, 2023Updated 2 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- liberty parser (For parsing IC timing lib file)☆68Jul 24, 2023Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆87Apr 29, 2026Updated 3 weeks ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- Synopsys License patcher☆39Sep 12, 2024Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆285Apr 14, 2026Updated last month
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆149Jan 23, 2024Updated 2 years ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- YAMM package repository☆33Mar 20, 2023Updated 3 years ago
- ☆13May 5, 2023Updated 3 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated last month
- ☆233Jun 25, 2025Updated 10 months ago
- automatic-verilog based on vimscript☆288Oct 24, 2023Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 5 months ago
- Novel GUI Based UVM Testbench Template Builder☆153Apr 14, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆295May 12, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- OpenTitan: Open source silicon root of trust☆3,376Updated this week
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆54Jun 29, 2020Updated 5 years ago