bytedance / ic_flow_platform
IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆162Updated this week
Related projects ⓘ
Alternatives and complementary repositories for ic_flow_platform
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆121Updated 9 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- uvm AXI BFM(bus functional model)☆233Updated 11 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- UVM 1.2 port to Python☆243Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- This is the main repository for all the examples for the book Practical UVM☆172Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆154Updated 6 years ago
- AMBA AXI VIP☆363Updated 4 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆129Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆119Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- A collection of license features from a varity of EDA vendors☆46Updated last year
- Yet Another Simulation Architecture☆73Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- ☆58Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆178Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- VIP for AXI Protocol☆108Updated 2 years ago
- Awesome ASIC design verification☆266Updated 2 years ago
- AXI总线连接器☆91Updated 4 years ago
- commit rtl and build cosim env☆35Updated 7 months ago
- UVM AHB VIP☆76Updated 2 years ago
- Reference examples and short projects using UVM Methodology☆254Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆104Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆89Updated 6 years ago
- ☆141Updated 4 years ago