IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆210Jan 28, 2026Updated 9 months ago
Alternatives and similar repositories for ic_flow_platform
Users that are interested in ic_flow_platform are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Aug 25, 2026Updated 2 months ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- A toop for LSF data-collection, data-analysis and information display.☆67Oct 15, 2026Updated 2 weeks ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 3 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A collection of license features from a varity of EDA vendors☆98Oct 10, 2026Updated 3 weeks ago
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 3 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- YAMM package repository☆35Mar 20, 2023Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆151Jan 23, 2024Updated 2 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆50Aug 4, 2026Updated 2 months ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆43Updated this week
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆293Sep 30, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- Synopsys License patcher☆50Sep 12, 2024Updated 2 years ago
- ☆55Oct 12, 2026Updated 2 weeks ago
- ☆256Jun 25, 2025Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- Digital HDL Design Full-stack Agents☆224Updated this week
- Yet Another Simulation Architecture☆78Sep 17, 2020Updated 6 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆425Aug 3, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆125Oct 13, 2026Updated 2 weeks ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆27Oct 25, 2026Updated last week
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 7 months ago
- ☆49Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- automatic-verilog based on vimscript☆293Oct 24, 2023Updated 3 years ago
- SiCo（矽科）— 基于 Codex CLI 的定制集成电路设计平台智能助手☆26Oct 23, 2026Updated last week
- ☆13May 5, 2023Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆370Updated this week
- Hardware Description Language Translator☆17Oct 20, 2026Updated last week
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆216Updated this week