bytedance / ic_flow_platformLinks
IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow contral.
☆191Updated last month
Alternatives and similar repositories for ic_flow_platform
Users that are interested in ic_flow_platform are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated 2 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆215Updated 5 years ago
- UVM 1.2 port to Python☆259Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆279Updated last month
- Some useful documents of Synopsys☆94Updated 4 years ago
- Yet Another Simulation Architecture☆79Updated 5 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆160Updated 7 years ago
- A collection of license features from a varity of EDA vendors☆84Updated 5 months ago
- Network on Chip Implementation written in SytemVerilog☆197Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 4 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- UVM AHB VIP☆92Updated 4 months ago
- This is the repository for the IEEE version of the book☆78Updated 5 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago
- This is for uvm_tb_gen☆51Updated 11 months ago
- VIP for AXI Protocol☆163Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- ☆219Updated 7 months ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆114Updated 11 years ago
- SystemVerilog VIP for AMBA APB protocol☆86Updated 4 years ago
- ☆60Updated 9 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- A generic class library in SystemVerilog☆87Updated 4 years ago
- amba3 apb/axi vip☆53Updated 10 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago