☆20Dec 11, 2022Updated 3 years ago
Alternatives and similar repositories for asic-labs-fa22
Users that are interested in asic-labs-fa22 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Oct 18, 2022Updated 3 years ago
- ☆36Mar 16, 2022Updated 4 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- An open-source 555 timer☆28Aug 27, 2024Updated 2 years ago
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆22May 20, 2020Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆22Aug 24, 2026Updated 2 weeks ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 11 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 3 years ago
- Reimplementation of NeRF (Neural Radiance Fields) (ECCV2020)☆10May 4, 2023Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- View your requests in JSON format☆10Jul 22, 2020Updated 6 years ago
- Official documentation of 3D Gaussians Plugin for Unreal Engine, a importer and renderer of training results of 3D Gaussian Splatting.☆20May 25, 2026Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Demonstrating systemverilog, verilator and google test for verification☆10Mar 3, 2021Updated 5 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated 2 weeks ago
- Automatically exported from code.google.com/p/eqntott☆15Sep 23, 2015Updated 10 years ago
- ☆11Aug 29, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆179Mar 5, 2025Updated last year
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆19Apr 27, 2026Updated 4 months ago
- Heterogeneous Programming☆19Apr 24, 2023Updated 3 years ago
- ☆13May 21, 2024Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 7 months ago