The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researchers under the supervision of Prof: Manan Suri (NVM &Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/).
☆16Jan 6, 2023Updated 3 years ago
Alternatives and similar repositories for SRAM_IMC_MPW8
Users that are interested in SRAM_IMC_MPW8 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Oct 22, 2023Updated 2 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆70Feb 18, 2024Updated 2 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 6 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆81Oct 10, 2022Updated 3 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆29Sep 9, 2025Updated 9 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Fully opensource spiking neural network accelerator☆177Feb 13, 2023Updated 3 years ago
- Training models with ternary quantized weights using PyTorch☆15Jun 12, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open source process design kit for 28nm open process☆82Apr 23, 2024Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆25May 9, 2024Updated 2 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆24Apr 4, 2024Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- A scalable FeFET compact model☆29Apr 21, 2022Updated 4 years ago
- Based on BrainTransformers, BrainGPTForCausalLM is a Large Language Model (LLM) implemented using Spiking Neural Networks (SNN). We are e…☆35Oct 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Senior Design☆12Jan 26, 2025Updated last year
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- A repository FPGA-friendly SNN models☆36Mar 24, 2021Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- RISC-V-based many-core neuromorphic architecture☆18May 24, 2026Updated 3 weeks ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆42Jan 15, 2024Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆32Nov 2, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 3 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆50May 15, 2024Updated 2 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆21Oct 5, 2024Updated last year