Deepak42074 / SRAM_IMC_MPW8Links
The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researchers under the supervision of Prof: Manan Suri (NVM &Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/).
☆16Updated 3 years ago
Alternatives and similar repositories for SRAM_IMC_MPW8
Users that are interested in SRAM_IMC_MPW8 are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- ☆20Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Updated last month
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- SNN on FPGA☆11Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Updated 4 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 10 months ago
- ☆30Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- ☆18Updated last year
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆77Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- ☆17Updated 4 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 11 months ago
- A scalable FeFET compact model☆18Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago