Alternatives and similar repositories for pystateye:

Users that are interested in pystateye are comparing it to the libraries listed below

• kevjzheng / JLSD
  ☆21Updated 8 months ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆66Updated 8 months ago
• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆10Updated 4 years ago
• savob / statopt-python
  StatOpt Tool in Python
  ☆12Updated last year
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆20Updated 2 years ago
• Mshivam2409 / LDPC-Decoder
  Implementation of Partially Parellel LDPC Code Decoder in Verilog
  ☆14Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆22Updated 6 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆14Updated last year
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated 11 months ago
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆24Updated 9 months ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated this week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• ucb-art / bag
  BAG framework
  ☆25Updated 3 months ago
• rnunes2311 / SAR_ADC_12bit
  12 bit SAR ADC IP in Skywater 130 nm PDK
  ☆16Updated 10 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆48Updated 2 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆21Updated 9 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 4 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆65Updated 2 months ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆29Updated 8 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆62Updated last year
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆26Updated 4 years ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 5 years ago
• das-dias / novaad
  An EDA tool for automatic device sizing using Gm/Id method.
  ☆12Updated 6 months ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆58Updated 4 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated this week
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆23Updated last year
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆64Updated this week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 6 months ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated this week