Alternatives and similar repositories for pystateye

Users that are interested in pystateye are comparing it to the libraries listed below

• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆14Updated 5 years ago
• tchancarusone / Wireline-Statistical-Analysis
  ☆11Updated 5 years ago
• savob / statopt-python
  StatOpt Tool in Python
  ☆16Updated 2 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆81Updated last year
• kevjzheng / JLSD
  ☆24Updated last year
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆33Updated last week
• capn-freako / PyChOpMarg
  Python implementation of COM, as per IEEE 802.3-22 Annex 93A.
  ☆16Updated 6 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆48Updated last year
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated 2 years ago
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆22Updated 3 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated last week
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆68Updated 7 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆33Updated last year
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆51Updated 5 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆35Updated 3 years ago
• anlit75 / ADPLL
  All Digital Phase-Locked Loop (ADPLL)
  ☆25Updated 2 years ago
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆31Updated 5 years ago
• das-dias / novaad
  An EDA tool for automatic device sizing using Gm/Id method.
  ☆14Updated 3 weeks ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆55Updated 3 years ago
• rnunes2311 / SAR_ADC_12bit
  12 bit SAR ADC IP in Skywater 130 nm PDK
  ☆23Updated last year
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆27Updated 6 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆80Updated 2 years ago
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆26Updated last year
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆69Updated this week
• Mshivam2409 / LDPC-Decoder
  Implementation of Partially Parellel LDPC Code Decoder in Verilog
  ☆15Updated 5 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 3 years ago
• ChrisZonghaoLi / sky130_ldo_rl
  This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
  ☆48Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆30Updated 3 years ago