Alternatives and similar repositories for pystateye

Users that are interested in pystateye are comparing it to the libraries listed below

• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆12Updated 5 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆74Updated last year
• savob / statopt-python
  StatOpt Tool in Python
  ☆15Updated 2 years ago
• kevjzheng / JLSD
  ☆24Updated last year
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆22Updated 3 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆26Updated last year
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated this week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• anlit75 / ADPLL
  All Digital Phase-Locked Loop (ADPLL)
  ☆22Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆116Updated last week
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆30Updated 5 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆25Updated 6 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 5 years ago
• Mshivam2409 / LDPC-Decoder
  Implementation of Partially Parellel LDPC Code Decoder in Verilog
  ☆15Updated 5 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• wulffern / aic2025
  Advanced Integrated Circuits 2025
  ☆11Updated 2 weeks ago
• capn-freako / PyChOpMarg
  Python implementation of COM, as per IEEE 802.3-22 Annex 93A.
  ☆15Updated 3 months ago
• w32agobot / SKY130_SAR-ADC
  Fully-differential asynchronous non-binary 12-bit SAR-ADC
  ☆35Updated 2 years ago
• phonon / sar-adc-metastability
  Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"
  ☆11Updated 3 years ago
• LeoGalloGomes / openems_on_sky130
  EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)
  ☆13Updated last year
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆31Updated 2 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆49Updated 4 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆34Updated 2 years ago
• tiemingsun / Noise-Shaping-SAR-ADC
  Simulink model for noise shaping SAR ADC
  ☆10Updated 5 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆65Updated 4 months ago
• paulscherrerinstitute / psi_fix
  Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
  ☆25Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated 3 months ago