Alternatives and similar repositories for pystateye

Users that are interested in pystateye are comparing it to the libraries listed below

• savob / statopt-python
  StatOpt Tool in Python
  ☆14Updated last year
• richard259 / serdespy
  Python library for SerDes modelling
  ☆73Updated last year
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆30Updated last month
• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆11Updated 5 years ago
• kevjzheng / JLSD
  ☆24Updated last year
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆21Updated 3 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆43Updated last year
• anlit75 / ADPLL
  All Digital Phase-Locked Loop (ADPLL)
  ☆17Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆113Updated last week
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆29Updated last year
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆46Updated 4 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆32Updated 2 years ago
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 2 years ago
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆15Updated 6 months ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆24Updated 6 years ago
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆29Updated 5 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆30Updated 2 years ago
• das-dias / novaad
  An EDA tool for automatic device sizing using Gm/Id method.
  ☆14Updated 11 months ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆24Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆39Updated 2 years ago
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆25Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆49Updated 2 years ago
• ADC-TEAM2020 / avsdadc_3v3
  This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…
  ☆20Updated 4 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• tchancarusone / Wireline-Simulink
  Basic Simulink Blocks for modeling CDRs and PLLs
  ☆12Updated 5 years ago