Senior Design Project at UW-Madison ECE
☆18May 4, 2023Updated 3 years ago
Alternatives and similar repositories for ECE554_SP23_FPGA_Handwriting_Recognition
Users that are interested in ECE554_SP23_FPGA_Handwriting_Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA实现动态图像识别☆24Jul 31, 2020Updated 5 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆605Feb 19, 2021Updated 5 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- ☆13Mar 31, 2017Updated 9 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Simultaneously Sparse and Low-Rank Matrix Reconstruction via Nonconvex and Nonseparable Regularization☆13Jan 10, 2021Updated 5 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated last week
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Signal processing algorithms for radar systems☆12Aug 18, 2021Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bose–Chaudhuri–Hocquenghem Codec☆13Mar 19, 2026Updated 4 months ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- ☆11May 10, 2019Updated 7 years ago
- 兰州理工大学毕业论文LaTeX模板 LaTeX Thesis Template for Lanzhou University of Technology☆13May 18, 2026Updated 2 months ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20May 12, 2026Updated 2 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆17Dec 4, 2019Updated 6 years ago
- ☆14Aug 31, 2025Updated 10 months ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- ☆19Jul 19, 2018Updated 8 years ago