Senior Design Project at UW-Madison ECE
☆17May 4, 2023Updated 3 years ago
Alternatives and similar repositories for ECE554_SP23_FPGA_Handwriting_Recognition
Users that are interested in ECE554_SP23_FPGA_Handwriting_Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA实现动态图像识别☆28Jul 31, 2020Updated 6 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆89Oct 22, 2021Updated 5 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆614Feb 19, 2021Updated 5 years ago
- ☆11Dec 3, 2025Updated 11 months ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- This repo is a comparison study of HR and BR measurement using Doppler Radar and ECG☆12Jul 16, 2022Updated 4 years ago
- ☆13Mar 31, 2017Updated 9 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Simultaneously Sparse and Low-Rank Matrix Reconstruction via Nonconvex and Nonseparable Regularization☆13Jan 10, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing☆10Oct 24, 2024Updated 2 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- Classification of Radar Targets Using Micro-Doppler Signatures☆15Oct 12, 2022Updated 4 years ago
- Short Term Load Forecasting with ES-dRNN☆14Dec 8, 2022Updated 3 years ago
- Dataset for "Human Being Detection from UWB NLOS Signals: Accuracy and Generality of Advanced Machine Learning Models"☆11Feb 20, 2022Updated 4 years ago
- Scanalog is a design tool which leverages programmable analog electronics to aid in the design and debugging of analog circuits.☆13Nov 16, 2017Updated 8 years ago
- An implementation of the SRP protocol as per RFC5054 for ESP32 and ESP-IDF☆10Nov 28, 2023Updated 2 years ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- Generate Micro-Doppler signature of human motion by radar☆11Jul 2, 2023Updated 3 years ago
- InstAttention: In-Storage Attention Offloading for Cost-Effective Long-Context LLM Inference☆19Mar 30, 2025Updated last year
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Open-source, RISC-V-based Hardware Security Module☆12Oct 31, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- This repository contains MicroPython codes, circuit diagrams, simulation links, and other references for working with the Raspberry Pi Pi…☆11Oct 13, 2025Updated last year
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
Are these results useful?