KenKundert / psf_utils
Read Spectre PSF files
☆60Updated 2 weeks ago
Alternatives and similar repositories for psf_utils:
Users that are interested in psf_utils are comparing it to the libraries listed below
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Advanced integrated circuits 2023☆30Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆36Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆42Updated 3 weeks ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated last week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Verilog-A simulation models☆69Updated 3 months ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆127Updated 2 weeks ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆136Updated last month
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- BAG framework☆26Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- KLayout technology files for Skywater SKY130☆39Updated last year
- Python interface for Cadence Spectre☆12Updated 2 months ago
- A seamless python to Cadence Virtuoso Skill interface☆199Updated last month
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- How to correctly write a flicker-noise model for RF simulation.☆20Updated 2 years ago
- ☆76Updated 3 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year