Alternatives and similar repositories for psf_utils:

Users that are interested in psf_utils are comparing it to the libraries listed below

• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆61Updated 10 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆44Updated 4 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆63Updated 3 weeks ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆42Updated 4 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆115Updated 10 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆29Updated 11 months ago
• ucb-art / bag
  BAG framework
  ☆22Updated last month
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last week
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 3 months ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated 10 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated 2 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated this week
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆62Updated last year
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 7 months ago
• sscs-ose / sscs-ose-chipathon.github.io
  ☆72Updated 2 weeks ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆59Updated this week
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated 2 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated 2 years ago
• praharshapm / vsdmixedsignalflow
  This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…
  ☆42Updated 4 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆122Updated this week
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆10Updated 5 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆27Updated last week