henjo / libpsfLinks
PSF simulation data c++ library
☆27Updated last year
Alternatives and similar repositories for libpsf
Users that are interested in libpsf are comparing it to the libraries listed below
Sorting:
- Read Spectre PSF files☆68Updated last month
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python interface for Cadence Spectre☆16Updated last month
- BAG framework☆41Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆17Updated 5 years ago
- Verilog-A simulation models☆79Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆41Updated last year
- Cadence Virtuoso Git Integration written in SKILL++☆158Updated 3 years ago
- Skill language interpreter☆68Updated 5 years ago
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- A python3 gm/ID starter kit☆52Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆71Updated 5 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 9 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- ☆55Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 2 weeks ago
- A seamless python to Cadence Virtuoso Skill interface☆234Updated 7 months ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- BAG framework☆30Updated 8 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Circuit Automatic Characterization Engine☆51Updated 7 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- Hardware Description Library☆82Updated 5 months ago