Alternatives and similar repositories for novaad:

Users that are interested in novaad are comparing it to the libraries listed below

• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• bmurmann / COCOA
  COCOA: Collaborative Compendium on Analog Integrated Circuits
  ☆15Updated last month
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 8 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated 2 years ago
• ucb-art / bag
  BAG framework
  ☆24Updated last month
• UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
  A 10bit SAR ADC in Sky130
  ☆22Updated 2 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆46Updated 5 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆42Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆21Updated 6 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆62Updated 11 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 7 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• kevjzheng / JLSD
  ☆20Updated 7 months ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated 7 months ago
• rnunes2311 / SAR_ADC_12bit
  12 bit SAR ADC IP in Skywater 130 nm PDK
  ☆15Updated 8 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆56Updated 3 months ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆22Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated 2 weeks ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated 2 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆22Updated 3 weeks ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated 11 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated 3 weeks ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆48Updated 9 months ago
• w32agobot / SKY130_SAR-ADC
  Fully-differential asynchronous non-binary 12-bit SAR-ADC
  ☆32Updated last year
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago