das-dias / novaadLinks
An EDA tool for automatic device sizing using Gm/Id method.
☆14Updated 9 months ago
Alternatives and similar repositories for novaad
Users that are interested in novaad are comparing it to the libraries listed below
Sorting:
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆18Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A python3 gm/ID starter kit☆49Updated 9 months ago
- Gm over Id methodology☆24Updated 3 years ago
- BAG framework☆29Updated 6 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- Advanced integrated circuits 2023☆30Updated last year
- LAYout with Gridded Objects v2☆57Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Circuit Automatic Characterization Engine☆50Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- Read Spectre PSF files☆64Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆90Updated 2 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 11 months ago
- ☆23Updated 2 weeks ago
- Files for Advanced Integrated Circuits☆29Updated last month
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago