das-dias / novaadLinks
An EDA tool for automatic device sizing using Gm/Id method.
☆14Updated last year
Alternatives and similar repositories for novaad
Users that are interested in novaad are comparing it to the libraries listed below
Sorting:
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- A python3 gm/ID starter kit☆54Updated 2 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- LAYout with Gridded Objects☆29Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆104Updated 6 months ago
- ☆14Updated 2 years ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆20Updated 2 months ago
- Read Spectre PSF files☆69Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆34Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆31Updated last year
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Python interface for Cadence Spectre☆17Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- BAG framework☆30Updated 10 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆77Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year