An EDA tool for automatic device sizing using Gm/Id method.
☆14Jan 10, 2026Updated 2 months ago
Alternatives and similar repositories for novaad
Users that are interested in novaad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆42Jun 13, 2023Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- A python3 gm/ID starter kit☆72Jan 26, 2026Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆122Nov 21, 2025Updated 4 months ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Jun 22, 2025Updated 9 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆189Oct 6, 2025Updated 5 months ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 5 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆51Dec 13, 2025Updated 3 months ago
- Gm over Id methodology☆38Jun 8, 2022Updated 3 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- ☆13May 11, 2022Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- ☆78Oct 29, 2025Updated 4 months ago
- Paradox Game data file parser☆12Aug 7, 2020Updated 5 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆31Oct 28, 2024Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year