Alternatives and similar repositories for virtue

Users that are interested in virtue are comparing it to the libraries listed below

• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆45Updated last month
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last month
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆220Updated 4 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆35Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆134Updated 3 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆69Updated 2 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆93Updated 2 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆49Updated 10 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆55Updated this week
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆150Updated last month
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆47Updated 5 years ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆14Updated last month
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 6 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 5 months ago
• ucb-art / bag
  BAG framework
  ☆29Updated 6 months ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆32Updated 3 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• sscs-ose / sscs-chipathon-2024
  ☆83Updated 6 months ago
• electronics-and-drives / SPAM
  SKILL Package Manager
  ☆8Updated 6 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆57Updated 3 weeks ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆29Updated last month
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆90Updated 10 months ago
• ucb-art / BAG_framework
  ☆149Updated 2 years ago
• bmurmann / ADC-survey
  ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
  ☆205Updated last month