cascode-labs / virtueLinks
A Python and SKILL Framework for Cadence Virtuoso
☆41Updated last year
Alternatives and similar repositories for virtue
Users that are interested in virtue are comparing it to the libraries listed below
Sorting:
- Read Spectre PSF files☆68Updated 2 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆47Updated last month
- Advanced integrated circuits 2023☆32Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆142Updated 5 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- A seamless python to Cadence Virtuoso Skill interface☆234Updated 7 months ago
- A python3 gm/ID starter kit☆53Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆74Updated 2 years ago
- Python interface for Cadence Spectre☆16Updated 2 months ago
- BAG framework☆30Updated 9 months ago
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆161Updated 2 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Verilog-A simulation models☆82Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Files for Advanced Integrated Circuits☆30Updated 3 weeks ago
- ☆83Updated 8 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago