Alternatives and similar repositories for virtue:

Users that are interested in virtue are comparing it to the libraries listed below

• KenKundert / psf_utils
  Read Spectre PSF files
  ☆55Updated 2 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆40Updated 2 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆61Updated 9 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆29Updated 10 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆44Updated 4 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆52Updated 7 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆41Updated 4 years ago
• electronics-and-drives / SPAM
  SKILL Package Manager
  ☆9Updated 5 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆122Updated last week
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆76Updated 8 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆114Updated 10 months ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆187Updated 8 months ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆62Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated last year
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆61Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated this week
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆9Updated 2 months ago
• ucb-art / bag
  BAG framework
  ☆22Updated 3 weeks ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆27Updated this week
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 7 months ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆10Updated 5 years ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆17Updated last year