cascode-labs / virtueLinks
A Python and SKILL Framework for Cadence Virtuoso
☆43Updated last year
Alternatives and similar repositories for virtue
Users that are interested in virtue are comparing it to the libraries listed below
Sorting:
- Read Spectre PSF files☆69Updated 3 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆50Updated 2 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆143Updated last month
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- A seamless python to Cadence Virtuoso Skill interface☆240Updated 8 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- Python interface for Cadence Spectre☆18Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Advanced integrated circuits 2023☆32Updated last year
- A python3 gm/ID starter kit☆55Updated 3 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆106Updated 6 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- BAG framework☆30Updated 10 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆166Updated last month
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆158Updated 3 years ago
- ☆83Updated 10 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆168Updated 3 months ago
- Files for Advanced Integrated Circuits☆31Updated 3 weeks ago