cascode-labs / virtueLinks
A Python and SKILL Framework for Cadence Virtuoso
☆40Updated last year
Alternatives and similar repositories for virtue
Users that are interested in virtue are comparing it to the libraries listed below
Sorting:
- Read Spectre PSF files☆65Updated last week
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆46Updated last month
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- my cadence/virtuoso/icfb skill functions develloped over the years☆135Updated 3 months ago
- A seamless python to Cadence Virtuoso Skill interface☆224Updated 5 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- Python interface for Cadence Spectre☆15Updated last week
- A python3 gm/ID starter kit☆51Updated 11 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Advanced integrated circuits 2023☆30Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- SKILL Package Manager☆8Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆121Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆156Updated this week
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- LAYout with Gridded Objects v2☆59Updated last month
- Open Analog Design Environment☆24Updated 2 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆158Updated 2 years ago
- Verilog-A simulation models☆78Updated this week