cascode-labs / virtue
A Python and SKILL Framework for Cadence Virtuoso
☆36Updated last year
Alternatives and similar repositories for virtue:
Users that are interested in virtue are comparing it to the libraries listed below
- Read Spectre PSF files☆60Updated 2 weeks ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆42Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Advanced integrated circuits 2023☆30Updated last year
- Python interface for Cadence Spectre☆12Updated 2 months ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆127Updated 2 weeks ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- SKILL Package Manager☆8Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Files for Advanced Integrated Circuits☆28Updated last month
- BAG framework☆26Updated 3 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- A seamless python to Cadence Virtuoso Skill interface☆199Updated last month
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆17Updated last year
- Verilog-A simulation models☆69Updated 3 months ago
- Solve one design problem each day for a month☆40Updated 2 years ago