cascode-labs / virtue
A Python and SKILL Framework for Cadence Virtuoso
☆34Updated 11 months ago
Alternatives and similar repositories for virtue:
Users that are interested in virtue are comparing it to the libraries listed below
- Read Spectre PSF files☆56Updated 3 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆41Updated 3 months ago
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆122Updated this week
- A python3 gm/ID starter kit☆46Updated 5 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 10 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆76Updated 8 years ago
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Circuit Automatic Characterization Engine☆47Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated last week
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- BAG framework☆24Updated last month
- Advanced integrated circuits 2023☆30Updated 11 months ago
- SKILL Package Manager☆9Updated 5 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- A seamless python to Cadence Virtuoso Skill interface☆189Updated 9 months ago
- Verilog-A simulation models☆64Updated last month
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated 2 weeks ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- BAG framework☆40Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 7 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆118Updated last week