Isotel / mixedsim
Hardware Design Tool - Mixed Signal Simulation with Verilog
☆77Updated 4 months ago
Alternatives and similar repositories for mixedsim:
Users that are interested in mixedsim are comparing it to the libraries listed below
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆27Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 10 months ago
- BAG framework☆40Updated 9 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Online viewer of Xschem schematic files☆23Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆76Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- FuseSoC standard core library☆134Updated last month
- Skywaters 130nm Klayout PDK☆23Updated 3 months ago
- ☆45Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆112Updated 3 years ago
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- ☆78Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated last month
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆47Updated last month
- ☆39Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- An abstract language model of VHDL written in Python.☆52Updated this week
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Project X-Ray Database: XC7 Series☆67Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated last month