Isotel / mixedsimLinks
Hardware Design Tool - Mixed Signal Simulation with Verilog
☆78Updated 5 months ago
Alternatives and similar repositories for mixedsim
Users that are interested in mixedsim are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆30Updated 2 months ago
- ☆79Updated last year
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- ☆46Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- FuseSoC standard core library☆139Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Open-source version of SLiCAP, implemented in python☆36Updated 6 months ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Circuit Automatic Characterization Engine☆49Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 5 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- BAG framework☆40Updated 10 months ago