Isotel / mixedsimLinks
Hardware Design Tool - Mixed Signal Simulation with Verilog
☆88Updated 11 months ago
Alternatives and similar repositories for mixedsim
Users that are interested in mixedsim are comparing it to the libraries listed below
Sorting:
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆11Updated this week
- Small footprint and configurable JESD204B core☆49Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- VHDL library 4 FPGAs☆182Updated this week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆54Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- Online viewer of Xschem schematic files☆27Updated 11 months ago
- An abstract language model of VHDL written in Python.☆58Updated 2 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- VHDL-2008 Support Library☆57Updated 9 years ago
- ☆58Updated 4 months ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆117Updated this week
- Web-based HDL diagramming tool☆81Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Nitro USB FPGA core☆85Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆76Updated last week
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Streaming based VHDL parser.☆84Updated last year
- BAG framework☆41Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago