Isotel / mixedsimLinks
Hardware Design Tool - Mixed Signal Simulation with Verilog
☆87Updated 10 months ago
Alternatives and similar repositories for mixedsim
Users that are interested in mixedsim are comparing it to the libraries listed below
Sorting:
- Online viewer of Xschem schematic files☆27Updated 10 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Converts GDSII files to STL files.☆38Updated last year
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 4 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- An abstract language model of VHDL written in Python.☆57Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 5 years ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week
- End-to-End Open-Source I2C GPIO Expander☆33Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- BAG framework☆41Updated last year
- Open-source version of SLiCAP, implemented in python☆36Updated 10 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago