Hardware Design Tool - Mixed Signal Simulation with Verilog
☆90Dec 18, 2024Updated last year
Alternatives and similar repositories for mixedsim
Users that are interested in mixedsim are comparing it to the libraries listed below
Sorting:
- skywater 130nm pdk☆44Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆52Mar 13, 2025Updated last year
- ☆39Nov 14, 2024Updated last year
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated 3 weeks ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- ☆39Apr 10, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Python bindings for ngspice simulation engine☆73Mar 11, 2020Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Mar 3, 2026Updated 2 weeks ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- BAG framework☆42Jul 24, 2024Updated last year
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 4 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- ☆20Nov 22, 2021Updated 4 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 4 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆26Jan 14, 2026Updated 2 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆24Updated this week
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆108Aug 21, 2024Updated last year