Isotel / mixedsimLinks
Hardware Design Tool - Mixed Signal Simulation with Verilog
☆88Updated last year
Alternatives and similar repositories for mixedsim
Users that are interested in mixedsim are comparing it to the libraries listed below
Sorting:
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆12Updated last week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆57Updated 3 weeks ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- ☆59Updated 5 months ago
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 6 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Updated 5 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Converts GDSII files to STL files.☆41Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- ☆30Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- VHDL library 4 FPGAs☆184Updated this week
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆79Updated 2 weeks ago
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- Streaming based VHDL parser.☆84Updated last year
- SAR ADC on tiny tapeout☆43Updated 11 months ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- BAG framework☆41Updated last year
- ☆88Updated 2 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago