Alternatives and similar repositories for bag_deep_ckt:

Users that are interested in bag_deep_ckt are comparing it to the libraries listed below

• kouroshHakha / bagnet_ngspice
  ☆17Updated 2 years ago
• RaviVijay / DeepLearningEE
  Collection of Papers and Trials on Deep Learning to aid EE design
  ☆38Updated 4 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆18Updated last year
• sjain-stanford / deep-route
  Training a deep FCN network in PyTorch to route circuit layouts
  ☆67Updated 2 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆35Updated 5 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆20Updated last year
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆27Updated 3 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆107Updated last year
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 4 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆101Updated last year
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 9 months ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 7 years ago
• haiguanl / GlobalRoutingProblemGenerator
  Benchmark Generator for Global Routing
  ☆12Updated 5 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 4 years ago
• baloneymath / AncstrGNN
  ☆15Updated 3 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• Alaya-in-Matrix / MACE
  code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
  ☆27Updated 6 years ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 2 years ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆35Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆11Updated last year