kouroshHakha / bag_deep_cktLinks
genetic and neural net optimization for circuit design
☆18Updated 3 years ago
Alternatives and similar repositories for bag_deep_ckt
Users that are interested in bag_deep_ckt are comparing it to the libraries listed below
Sorting:
- Training a deep FCN network in PyTorch to route circuit layouts☆68Updated 2 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆45Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆124Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ☆16Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆111Updated 2 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- discrete gate sizing☆14Updated 4 years ago
- ☆31Updated last year
- ☆21Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆67Updated 2 years ago
- ☆31Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- EDA physical synthesis optimization kit☆61Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- Simple SAT solver with CDCL implemented in Python☆18Updated 2 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆26Updated 4 months ago
- ☆83Updated last month
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- ☆148Updated 2 years ago