kouroshHakha / bag_deep_cktLinks
genetic and neural net optimization for circuit design
☆18Updated 3 years ago
Alternatives and similar repositories for bag_deep_ckt
Users that are interested in bag_deep_ckt are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆44Updated 4 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆68Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆112Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆25Updated 3 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆12Updated 2 weeks ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- ☆21Updated 2 years ago
- ☆18Updated 11 months ago
- ☆31Updated 3 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- ☆16Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆109Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- ☆29Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Updated 9 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- DATC RDF☆50Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Benchmark Generator for Global Routing☆12Updated 5 years ago