iic-jku / IIC-RALFLinks
Reinforcement learning assisted analog layout design flow.
☆32Updated last year
Alternatives and similar repositories for IIC-RALF
Users that are interested in IIC-RALF are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆49Updated 9 months ago
- Characterizer☆30Updated last month
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 8 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- Skywaters 130nm Klayout PDK☆30Updated 11 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- ☆33Updated last year
- ☆83Updated 11 months ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆78Updated 9 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- ☆20Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆21Updated 3 weeks ago
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆69Updated 3 weeks ago
- Open-source PDK version manager☆34Updated last month
- Open Analog Design Environment☆25Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- Hardware Description Library☆88Updated 8 months ago
- SystemVerilog RTL Linter for YoSys☆22Updated last year