cdsdm / cdsdmLinks
Cadence Virtuoso Design Management System
☆36Updated 3 years ago
Alternatives and similar repositories for cdsdm
Users that are interested in cdsdm are comparing it to the libraries listed below
Sorting:
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆159Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Read Spectre PSF files☆69Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆43Updated 2 weeks ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆51Updated 2 weeks ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆144Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- Connect Cadence Virtuoso to a Python client using sockets.☆17Updated 5 years ago
- Advanced integrated circuits 2023☆32Updated last year
- Files for Advanced Integrated Circuits☆32Updated last month
- BAG framework☆41Updated last year
- A python3 gm/ID starter kit☆57Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆103Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 8 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆108Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- A seamless python to Cadence Virtuoso Skill interface☆242Updated 9 months ago
- Python interface for Cadence Spectre☆18Updated 4 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- ☆56Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆79Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆28Updated 2 years ago
- Verilog-A simulation models☆89Updated last month