cdsdm / cdsdm
Cadence Virtuoso Design Management System
☆33Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for cdsdm
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆76Updated 7 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆38Updated 3 weeks ago
- A Python and SKILL Framework for Cadence Virtuoso☆33Updated 8 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆116Updated last week
- Read Spectre PSF files☆51Updated this week
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- SKILL Package Manager☆9Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated last week
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Advanced integrated circuits 2023☆29Updated 8 months ago
- Verilog-A simulation models☆53Updated last week
- Circuit Automatic Characterization Engine☆45Updated last week
- BAG framework☆41Updated 3 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- A seamless python to Cadence Virtuoso Skill interface☆183Updated 6 months ago
- Python interface to Cadence Virtuoso data☆14Updated 10 years ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- Jupyter kernel for Cadence SKILL☆22Updated 7 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- Cadence Virtuoso Git Integration written in SKILL++☆149Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- Files for Advanced Integrated Circuits☆26Updated 3 weeks ago