BAG framework
☆33Dec 27, 2024Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below
Sorting:
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- BAG framework☆42Jul 24, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- ☆162Dec 4, 2022Updated 3 years ago
- Generate SVG schematics and block diagrams without a mouse.☆31Jul 5, 2025Updated 8 months ago
- Interchange formats for chip design.☆37Feb 15, 2026Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Python interface for Cadence Spectre☆23Feb 17, 2026Updated 2 weeks ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 2 years ago
- Read Spectre PSF files☆73Dec 12, 2025Updated 2 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆20Apr 19, 2024Updated last year
- ☆339Jan 13, 2026Updated last month
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆49Dec 13, 2025Updated 2 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Custom IC Creator Simulation tools☆22Dec 29, 2025Updated 2 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- ☆25Jan 7, 2026Updated last month
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- SAR ADC on tiny tapeout☆47Jan 29, 2025Updated last year
- Verilog-A simulation models☆93Feb 24, 2026Updated last week
- ☆24Jul 2, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 2 weeks ago
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago