edwardcwang / BAG_frameworkLinks
Berkeley Analog Generator
☆16Updated 6 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- The Berkeley Verilog-A Parser and Processor☆14Updated 8 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- ☆20Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- BAG framework☆41Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- Machine Generated Analog IC Layout☆265Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆49Updated last year
- UCSD Detailed Router☆94Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆41Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- Parasitic capacitance analysis of foundry metal stackups☆16Updated last week
- LAYout with Gridded Objects☆31Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago