edwardcwang / BAG_frameworkLinks
Berkeley Analog Generator
☆16Updated 6 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- The Berkeley Verilog-A Parser and Processor☆14Updated 8 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- LAYout with Gridded Objects v2☆66Updated 5 months ago
- An automatic clock gating utility☆51Updated 8 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- ☆97Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- IDEA project source files☆110Updated 2 months ago
- ☆43Updated 3 years ago
- ☆49Updated last year
- UCSD Detailed Router☆94Updated 4 years ago
- ☆85Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆42Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- ☆32Updated 3 years ago
- ☆83Updated 11 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago