edwardcwang / BAG_frameworkLinks
Berkeley Analog Generator
☆16Updated 6 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- The Berkeley Verilog-A Parser and Processor☆14Updated 8 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Updated 2 years ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- ☆43Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- ☆20Updated 3 years ago
- IDEA project source files☆109Updated last month
- BAG framework☆41Updated last year
- ☆56Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆47Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- Logic synthesis and ABC based optimization☆50Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆42Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago