Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Mar 6, 2019Updated 7 years ago
Alternatives and similar repositories for Nirah
Users that are interested in Nirah are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- openEMS High-level layer☆19Mar 6, 2025Updated last year
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A mirror of http://mayhewlabs.com/webGerber/☆13Oct 7, 2019Updated 7 years ago
- ☆26Sep 27, 2018Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 7 months ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆21Jan 27, 2022Updated 4 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- Details for installing Quartus on Linux (via VMs and Docker containers) to create build machines for Altera FPGA projects☆18Aug 6, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- This package facilitates parsing, formatting and validating the OpenSCAD language using TypeScript and JavaScript.☆18Sep 16, 2026Updated 3 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Flashing Pano Logic thin clients without a programmer☆44May 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆47Apr 27, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago