albaEDA / Nirah
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Updated 6 years ago
Alternatives and similar repositories for Nirah:
Users that are interested in Nirah are comparing it to the libraries listed below
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- VHDL plugin for RgGen☆12Updated 2 months ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- ☆22Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- A VHDL Core Library.☆17Updated 8 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- VHDL dependency analyzer☆23Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 2 months ago
- Library of reusable VHDL components☆28Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆10Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- IP-XACT XML binding library☆15Updated 8 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Digital Circuit rendering engine☆38Updated last year
- Cross EDA Abstraction and Automation☆36Updated last week
- mantle library☆44Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- AXI Formal Verification IP☆20Updated 3 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Provides automation scripts for building BFMs☆16Updated this week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month