albaEDA / NirahLinks
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Updated 6 years ago
Alternatives and similar repositories for Nirah
Users that are interested in Nirah are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Cross EDA Abstraction and Automation☆40Updated last week
- USB virtual model in C++ for Verilog☆32Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- sample VCD files☆39Updated 2 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- Web-based HDL diagramming tool☆81Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago