albaEDA / NirahLinks
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Updated 6 years ago
Alternatives and similar repositories for Nirah
Users that are interested in Nirah are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- Digital Circuit rendering engine☆39Updated 5 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- Generate symbols from HDL components/modules☆22Updated 2 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆49Updated 3 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- sample VCD files☆40Updated 2 weeks ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Updated 8 years ago
- mantle library☆44Updated 3 years ago
- ☆20Updated 3 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- HDL tools layer for OpenEmbedded☆17Updated last year
- Library of reusable VHDL components☆28Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago