albaEDA / Nirah

Related projects ⓘ

Alternatives and complementary repositories for Nirah

• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated last month
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 8 months ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆15Updated last week
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• drom / atom-hide
  Atom Hardware IDE
  ☆13Updated 3 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• 0x01be / rudder
  Learn, share and collaborate on ASIC design using open tools and technologies
  ☆11Updated 3 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 8 years ago
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 3 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆42Updated 4 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆21Updated 6 years ago
• rohitk-singh / usb-device
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆11Updated 7 years ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆19Updated 3 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• chipsalliance / tools-cocotb-verilator-build
  ☆13Updated 4 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated last year
• andrepool / fli
  Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
  ☆26Updated 3 years ago