albaEDA / NirahLinks
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Updated 6 years ago
Alternatives and similar repositories for Nirah
Users that are interested in Nirah are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated this week
- ☆20Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- sample VCD files☆39Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- GUI editor for hardware description designs☆29Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Digital Circuit rendering engine☆39Updated 2 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Atom Hardware IDE☆13Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago