albaEDA / Nirah
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
☆12Updated 6 years ago
Alternatives and similar repositories for Nirah:
Users that are interested in Nirah are comparing it to the libraries listed below
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- cocotb extension for nMigen☆16Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- Cross EDA Abstraction and Automation☆36Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 8 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆13Updated 11 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- ☆26Updated last year
- Provides automation scripts for building BFMs☆16Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- ☆13Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆44Updated 2 years ago
- AXI Formal Verification IP☆20Updated 3 years ago
- Digital Circuit rendering engine☆38Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 2 months ago
- ☆22Updated last year
- A padring generator for ASICs☆25Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆23Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago