a2k-hanlon / linter-veriloghdlLinks
Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
☆10Updated 2 years ago
Alternatives and similar repositories for linter-veriloghdl
Users that are interested in linter-veriloghdl are comparing it to the libraries listed below
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆14Updated 6 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 8 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆25Updated 4 years ago
- ☆33Updated 11 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Cross EDA Abstraction and Automation☆40Updated last month
- Characterizer☆30Updated 3 weeks ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆20Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Updated last year
- ☆56Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆53Updated last month
- Extended and external tests for Verilator testing☆17Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- KLayout technology files for ASAP7 FinFET educational process☆23Updated 2 years ago
- AXI Formal Verification IP☆21Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- ☆38Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆142Updated last week
- Python Tool for UVM Testbench Generation☆55Updated last year