Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
☆10Jul 12, 2023Updated 2 years ago
Alternatives and similar repositories for linter-veriloghdl
Users that are interested in linter-veriloghdl are comparing it to the libraries listed below
Sorting:
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- ☆14May 24, 2025Updated 9 months ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- A daft implementation of an ISO-9141 OBD-II logger☆10Sep 22, 2025Updated 5 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆10Jun 4, 2021Updated 4 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Online tools to work with gettext .po, .mo and .pot files☆11May 31, 2018Updated 7 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- C# Implementation of a simple neural network driving a car☆11Jun 29, 2019Updated 6 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- ☆10Apr 8, 2021Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago