Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
☆10Jul 12, 2023Updated 3 years ago
Alternatives and similar repositories for linter-veriloghdl
Users that are interested in linter-veriloghdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Apr 12, 2023Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- 爬虫Puppeteer example scripts for running Headless Chrome from Node.☆13Jul 9, 2018Updated 8 years ago
- ILAng documentation☆11Nov 2, 2025Updated 8 months ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- ☆10Mar 6, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated last week
- ☆18Nov 9, 2022Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 7 months ago
- ☆15Sep 14, 2020Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago