a2k-hanlon / linter-veriloghdlLinks
Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
☆10Updated 2 years ago
Alternatives and similar repositories for linter-veriloghdl
Users that are interested in linter-veriloghdl are comparing it to the libraries listed below
Sorting:
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆14Updated 4 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆47Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆53Updated 4 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 6 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆39Updated 3 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated 3 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Characterizer☆30Updated 2 months ago
- ☆43Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- ☆32Updated 9 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆25Updated 4 years ago
- Cross EDA Abstraction and Automation☆39Updated last week
- ☆56Updated 2 years ago
- ☆20Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- SystemVerilog FSM generator☆32Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 8 months ago
- A padring generator for ASICs☆25Updated 2 years ago