Alternatives and similar repositories for meta-hdl

Users that are interested in meta-hdl are comparing it to the libraries listed below

• GuzTech / shdl6800

  View on GitHub
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Jan 12, 2020Updated 6 years ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆10May 26, 2021Updated 4 years ago
• xobs / netv2-fpga

  View on GitHub
  FPGA code for NeTV2
  ☆15Dec 3, 2018Updated 7 years ago
• numato / HDMI2USB-numato-opsis-hardware

  View on GitHub
  The Numato Opsis board is the first fully open source HDMI2USB board.
  ☆13Sep 8, 2015Updated 10 years ago
• daveshah1 / hilotof

  View on GitHub
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆13Feb 9, 2019Updated 7 years ago
• daveshah1 / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆23Oct 12, 2020Updated 5 years ago
• stffrdhrn / gcc

  View on GitHub
  GCC port rewrite for OpenRISC
  ☆12May 28, 2025Updated 8 months ago
• miya4649 / fpga_pmg

  View on GitHub
  FPGA Portable Music Generator
  ☆11Aug 1, 2018Updated 7 years ago
• sipeed / MaixPy_Doc_Us_En_Backup

  View on GitHub
  ☆14May 24, 2019Updated 6 years ago
• antmicro / usb-test-suite-build

  View on GitHub
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆53Aug 7, 2023Updated 2 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• wavedrom / verilog

  View on GitHub
  wavedrom to verilog converter
  ☆17Sep 14, 2021Updated 4 years ago
• B0WEN-HU / gr-verilog

  View on GitHub
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Sep 23, 2019Updated 6 years ago
• rgwan / bapi-rv32i

  View on GitHub
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Jun 19, 2018Updated 7 years ago
• litex-hub / pythondata-cpu-rocket

  View on GitHub
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆14Jan 16, 2026Updated last month
• smunaut / iua

  View on GitHub
  ice40 USB Analyzer
  ☆57Aug 8, 2020Updated 5 years ago
• wware / myblaze

  View on GitHub
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17May 30, 2013Updated 12 years ago
• RISCV-on-Microsemi-FPGA / CPUs

  View on GitHub
  CPUs
  ☆16Dec 21, 2020Updated 5 years ago
• xobs / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆12Sep 19, 2019Updated 6 years ago
• pbing / USB

  View on GitHub
  FPGA USB 1.1 Low-Speed Implementation
  ☆35Oct 3, 2018Updated 7 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• topic-embedded-products / kernel-module-vdmafb

  View on GitHub
  VDMA framebuffer driver for LVDS display
  ☆14Mar 23, 2017Updated 8 years ago
• efabless / raptor

  View on GitHub
  Arm Cortex-M0 based Customizable SoC for IoT Applications
  ☆16Nov 4, 2020Updated 5 years ago
• albaEDA / Nirah

  View on GitHub
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Mar 6, 2019Updated 6 years ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• rohitk-singh / usb-device

  View on GitHub
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆13Oct 24, 2017Updated 8 years ago
• daveshah1 / openMixR

  View on GitHub
  4k Mixed Reality headset
  ☆38Oct 7, 2017Updated 8 years ago
• mmicko / micropython

  View on GitHub
  MicroPython - legacy branch contain old experiments, and experimental for new work
  ☆33Sep 6, 2021Updated 4 years ago
• kunalg123 / flipflop_design

  View on GitHub
  This project has files needed to design and characterise flipflop
  ☆21Jun 3, 2019Updated 6 years ago
• mattvenn / efabless_project_tool

  View on GitHub
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Jan 10, 2023Updated 3 years ago
• Xilinx / eglibc

  View on GitHub
  Upstream eglibc + xilinx branches
  ☆18Nov 7, 2013Updated 12 years ago
• lawrie / saxonsoc-ulx3s-bin

  View on GitHub
  The binaries for SaxonSoc Linux and other configurations
  ☆17Mar 23, 2023Updated 2 years ago
• daveshah1 / prjtrellis-dvi

  View on GitHub
  DVI video out example for prjtrellis
  ☆17Jan 20, 2019Updated 7 years ago
• mmicko / mikrobus-upduino

  View on GitHub
  Dual MikroBUS board for Upduino 2 FPGA
  ☆18May 24, 2018Updated 7 years ago
• gnuradio / gr-verilog

  View on GitHub
  ☆18Mar 25, 2023Updated 2 years ago
• xobs / lxbuildenv

  View on GitHub
  Simplified environment for litex
  ☆14Oct 5, 2020Updated 5 years ago