nathanrossi / meta-hdlLinks
HDL tools layer for OpenEmbedded
☆17Updated last year
Alternatives and similar repositories for meta-hdl
Users that are interested in meta-hdl are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Simplified environment for litex☆14Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 3 weeks ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- ☆20Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- ☆44Updated 10 months ago
- CRUVI Standard Specifications☆20Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- verilog core for ws2812 leds☆34Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Freecores website☆19Updated 9 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Updated 5 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- DVI video out example for prjtrellis☆17Updated 7 years ago