nathanrossi / meta-hdlLinks
HDL tools layer for OpenEmbedded
☆17Updated last year
Alternatives and similar repositories for meta-hdl
Users that are interested in meta-hdl are comparing it to the libraries listed below
Sorting:
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆51Updated 3 weeks ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- verilog core for ws2812 leds☆33Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Small footprint and configurable SPI core☆46Updated last week
- ☆12Updated 4 years ago