nathanrossi / meta-hdl

Related projects ⓘ

Alternatives and complementary repositories for meta-hdl

• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆33Updated 2 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆39Updated 2 weeks ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated this week
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 5 years ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆24Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆29Updated last year
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆15Updated 2 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆20Updated last year
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• mithro / pmod-hdmi
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Updated 6 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆32Updated last week
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 6 months ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• polarfire-soc / polarfire-soc-linux-examples
  ☆11Updated 3 weeks ago
• tmeissner / gatemate_experiments
  Experiments with Cologne Chip's GateMate FPGA architecture
  ☆16Updated last year
• no2fpga / no2muacm
  Drop In USB CDC ACM core for iCE40 FPGA
  ☆33Updated 3 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆18Updated 3 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• goran-mahovlic / ulx3s-extensions
  PMOD boards for ULX3S
  ☆40Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆56Updated 5 years ago