nathanrossi / meta-hdlView external linksLinks
HDL tools layer for OpenEmbedded
☆17Oct 20, 2024Updated last year
Alternatives and similar repositories for meta-hdl
Users that are interested in meta-hdl are comparing it to the libraries listed below
Sorting:
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 8 months ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- ☆14May 24, 2019Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- CPUs☆16Dec 21, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- VDMA framebuffer driver for LVDS display☆14Mar 23, 2017Updated 8 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Upstream eglibc + xilinx branches☆18Nov 7, 2013Updated 12 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago