nathanrossi / meta-hdlLinks
HDL tools layer for OpenEmbedded
☆17Updated 7 months ago
Alternatives and similar repositories for meta-hdl
Users that are interested in meta-hdl are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Misc open FPGA flow examples☆8Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- cocotb extension for nMigen☆16Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- nextpnr portable FPGA place and route tool☆12Updated 4 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- I want to learn [n]Migen.☆41Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Small footprint and configurable SPI core☆42Updated last week
- CRUVI Standard Specifications☆19Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- ☆10Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated last year