Alternatives and similar repositories for corner_stitch

Users that are interested in corner_stitch are comparing it to the libraries listed below

• shininglion / rectilinear_spanning_graph
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆10Updated 10 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆175Updated 3 months ago
• lsils / mockturtle
  C++ logic network library
  ☆247Updated 3 weeks ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆42Updated 6 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆56Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆33Updated 5 years ago
• The-OpenROAD-Project / KicadParser
  ☆15Updated 5 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆117Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆13Updated 11 years ago
• en9inerd / SimAn
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆12Updated last year
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆64Updated 3 years ago
• alidasdan / hypergraph-partitioning-algorithms
  Multi-way hypergraph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by…
  ☆21Updated 4 years ago
• recurme / Mixed-Cell-Height_legalizer
  ☆11Updated last year
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 5 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 5 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆152Updated this week
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆136Updated 2 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆137Updated 2 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 5 years ago
• eigenpi / mcf_solver
  Multicommodity Flow: efficient C++ implementation of a polynomial time approximation algorithm
  ☆22Updated 9 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆129Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• The-OpenROAD-Project / PcbRouter
  ☆33Updated 5 years ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆40Updated 5 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated last year