Alternatives and similar repositories for corner_stitch

Users that are interested in corner_stitch are comparing it to the libraries listed below

• shininglion / rectilinear_spanning_graph
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆10Updated 10 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• recurme / Mixed-Cell-Height_legalizer
  ☆13Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190Updated 8 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆123Updated 5 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆60Updated 5 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆80Updated 8 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Updated last year
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆25Updated 5 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• eigenpi / mcf_solver
  Multicommodity Flow: efficient C++ implementation of a polynomial time approximation algorithm
  ☆24Updated 10 years ago
• lsils / mockturtle
  C++ logic network library
  ☆275Updated 4 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆142Updated 2 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆46Updated 7 years ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆157Updated 3 weeks ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆62Updated last year
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆66Updated 3 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated 2 months ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Updated last year
• ashtanyuk / GDSII-Links
  GDSII file format links
  ☆14Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆96Updated 5 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆34Updated 5 years ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆76Updated 3 weeks ago
• The-OpenROAD-Project / KicadParser
  ☆16Updated 5 years ago
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆18Updated 3 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆109Updated last year
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 5 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Updated 2 years ago