Alternatives and similar repositories for corner_stitch

Users that are interested in corner_stitch are comparing it to the libraries listed below

• shininglion / rectilinear_spanning_graph
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆10Updated 10 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆80Updated last year
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆76Updated 7 years ago
• recurme / Mixed-Cell-Height_legalizer
  ☆11Updated last year
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆119Updated 4 years ago
• ashtanyuk / GDSII-Links
  GDSII file format links
  ☆14Updated 5 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆187Updated 6 months ago
• lsils / mockturtle
  C++ logic network library
  ☆262Updated 2 months ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆43Updated 6 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆13Updated 12 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆57Updated last year
• eigenpi / mcf_solver
  Multicommodity Flow: efficient C++ implementation of a polynomial time approximation algorithm
  ☆23Updated 9 years ago
• The-OpenROAD-Project / KicadParser
  ☆16Updated 5 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆107Updated last year
• jkim971201 / SkyPlace
  ☆19Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆32Updated 5 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆132Updated last year
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated this week
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆28Updated 4 years ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆146Updated 5 months ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆65Updated 3 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆139Updated 2 years ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆75Updated this week
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 5 years ago
• en9inerd / SimAn
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆12Updated last year